2.0 + DS + SFF SAFE + + + + Static OLA + 800x100

Video IP Verification Engineer

Video IP Verification Engineer
by Admin on 04-11-2023 at 1:51 pm

Website Verisilicon


  • Understanding the expected functionality of designs.
  • Developing testing and regression plans.
  • Designing and developing verification environment.
  • Running RTL and gate-level simulations/regression.
  • Code/functional coverage development, analysis and closure.


  • Work experience and rank are not limited.
  • Knowledge in ASIC/FPGA design process and verification tools/env ( UVM/OVM…).
  • Familiar with design and verification languages (Verilog, System Verilog, SVA etc.).
  • Scripting and automation skills (tcl, perl, makefile etc) a plus.
  • Self motivated, good communication skill and team work spirit.
Apply for job

To view the job application please visit www.verisilicon.com.

Share this post via: