SemiWiki Podcast Banner

Senior Verification Engineer

Senior Verification Engineer
by Daniel Nenni on 09-15-2020 at 3:14 pm

Website Truechip

Post:
Senior Verification Engineer
Required Experience:
4 to 6 yrs
Location:
Delhi-NCR or Bangalore
Openings
2 – 3
Education
BE/B-Tech (Electronics/ Electrical/ Electronics &Comm) or MSc (VLSI/ Electronics/ Electrical/ Electronics &Comm) or MS / MTech would be preferred
Core Competencies:

Worked on SoC level testbench and verification environment
Testbench architecture, coding and good understanding of design issues in RTL
Testbench generation, testvector creation, simulations, gate level simulations
Hands on with System Verilog and Assertion based verification methodology
Atleast 2years of experience on HVL (System Verilog, Vera, Specman, E, VMM, OVM, UVM)
Should be able to work independently and able to guide others
The role requires this person to be the point of contact for handling and resolving technical queries for other engineers in the team.
Committed and passionate for technical work.
Simulation Tools:

NCSIM/VCS/ModelSim/Questa
Added Advantage:

Knowledge of RTL coding styles
Low power verification (UPF/CPF) would be an added plus
Experience on System C would be an added plus
Worked on protocols like AMBA AHB/AXI, MIPI, PCI Express, SATA, USB

Share this post via: