hip webinar automating integration workflow 800x100 (1)

Standard Cell Design Engr, II

Standard Cell Design Engr, II
by Admin on 08-10-2022 at 4:16 pm

Website Synopsys

Job Description and Requirements

  • Strong command on electronics basic concepts and applications
  • Good understanding of logic gates, flip flops, latches, multiplexers, level shifters, digital logics etc
  • Knowledge of CMOS processes and issues in deep submicron process technologies
  • CMOS design and layout design concepts (good understanding of lower node technologies is preferred)
  • Familiarity with ASIC design flow and layout automation
  • Prior knowledge of Standard cell is preferred
  • Knowledge of EDA tools for layout/schematic design is preferred
  • Basic programming languages C / Python / Perl / UNIX is mandatory (expert level will be added advantage)
  • Out of box and innovative thinking capability
  • Strong analytical skills and problem solving capability is required
  • Very strong written and verbal communication skills to work with other teams
  • Should be able to adjust and work with people of all regions in the world
Share this post via: