CHERI webinar banner

Staff RTL Design and Architecture Engineer

Staff RTL Design and Architecture Engineer
by Admin on 03-16-2023 at 2:42 pm

Website Achronix

Job Description/Responsibilities

  • Responsible for SoC frontend architecture and design including the defining of microarchitecture specifications
  • RTL coding using SystemVerilog and/or Verilog
  • IP development; perform feasibility study on different third party IP and integrate IP at SOC level
  • Work closely with Verification team and help define test plan, run tests and debug design
  • Lead the performance model development
  • Participate in design reviews of hardware systems and related software systems
  • Run Lint, CDC, Synthesis, STA and formal verification tools and work closely with backend team on floorplan, constraints definition and timing analysis
  • FPGA prototyping
  • Post-silicon system bring-up
  • Collaborate with internal and external team members on architectural decisions, development flows and methodologies

Required Skills

  • Expert RTL developer experienced with SystemVerilog, ASIC techniques and design flows including synthesis and timing closure
  • Excellent communication and documentation skills
  • Experience in one or more of the following technology areas:
    • High speed I/O and SerDes
    • Ethernet, including high speed links (100 Gbps+) and priority-based flow control (PFC)
    • NoC (Network-on-Chip) design SoC protocols such as CHI, AXI, ACE, APB, etc.
    • CPU microarchitecture (e.g., x86, ARM, SPARC, MIPS, RISC-V, POWER) and/or coherent caching systems
    • Inter-device protocols such as PCIe and CXL
  • Experience with one or more industry standard (or proprietary) interconnect technologies (e.g., AMBA, CHI, CCIX, CXL, etc.)
  • Post-silicon validation and debug experience
  • FPGA design experience is a plus
  • Knowledge of low power design, tools and methodologies including power intent UPF specifications, a plus

Education and Experience

  • At least 5 years of RTL design experience related to SOC/ASIC design
  • One of the following plus experience in Electrical or Computer Engineering or related equivalent:
    • BS with 8+ years of experience
    • MS with 6+ years of experience
    • PhD with 3+ years of experience

The compensation range for this position is $160,000–$200,000. Salary ranges dependent on experience and location.

Share this post via: