CHERI webinar banner

Staff Functional Safety Engineer

Staff Functional Safety Engineer
by Admin on 05-16-2023 at 2:17 pm

Website ArterisIP

Do you want to contribute to the backbone of some of the world’s most popular SoCs?

As a Functional Safety Manager at Arteris, you will contribute to the planning, development, and compilation of required ISO26262 work products, with emphasis on process systematic capability aspects and Safety Analysis (FMEA, FMEDA, DFA). You will support the design team in the definition of appropriate safety mechanisms at both architecture and microarchitecture levels to comply with the Technical Safety Requirements. When required, you will support also fault injection simulations and activities by providing Functional Safety Verification Plan.

Key Responsibilities:

  • Be the IP team’s Functional Safety Manager.
  • Monitor the correct execution of the Functional Safety Life Cycle and support the IPs assessments.
  • Compilation of the IP Safety Plan, Safety Case and Safety Manual.
  • Lead Functional Safety Change Impact Analysis and support Change Management, Document Management and Configuration Management plan.
  • Lead the revision of the Safety Plan, Technical Safety Concept, and SEooC Assumptions.
  • Creation of Safety Analyses including FMEA, FMEDA and DFA, including preparing related safety reports.
  • Define or contribute to HW Functional Safety Requirements and Technical Safety Requirements. Work with architects, designers and design verification leaders to define and implement functional safety requirements in the design.
  • Support the IP team in selecting appropriated HW safety mechanisms for architecture and microarchitecture to comply with the HW Safety Requirements.
  • Traceability using Jama Software, Atlassian Jira and structured documents (like Adobe Structured FrameMaker).

Experience Requirements / Qualifications:

  • Strong process-oriented attitude and digital design and architecture skills to support Arteris IP functional safety products development and Assessment.
  • More than 5 years’ direct experience in Functional Safety applications (semiconductor).
  • More than 8 years’ experience or equivalent in SoC and system architecture, design, verification/validation. Solid micro-architectures understanding.
  • Deep knowledge of Functional Safety standards ISO 26262.
  • Working experience with industry-standard EDA tools (logic synthesis and coverage driven simulation).
  • Basic understanding of ARM architecture and AMBA Protocols such as APB, AXI, ACE, CHI will be considered a plus.
  • Direct experience with fault injection tools will be considered a plus.
  • English and French fluently


  • Master Degree in Computer Science or Functional Safety Engineering

Location required in France close to Paris – Office based on Montigny le Bretonneux (78)

Share this post via: