hip webinar automating integration workflow 800x100 (1)

Staff ASIC Design Engineer

Staff ASIC Design Engineer
by Admin on 10-07-2022 at 11:03 am

  • Full Time
  • San Jose, CA
  • Applications have closed

Descriptions

Design top-of-the-line graphics processors, including architecture, micro-architecture, implementation (using Verilog), and verification.

Requirements

  • 5+ years ASIC/FPGA micro-architecture, design, or Verification experience.
  • 3+ years hands-on experience with focus on front-end complex RTL Verilog design.
  • Highly motivated and skillful at solving difficult technical problems.
  • Experience of pipeline, cache, or GPU design is a plus.
Share this post via: