Banner 2

Sr. FPGA Engineer

Sr. FPGA Engineer
by Admin on 06-30-2022 at 2:03 pm

Website Achronix

Job Description

Achronix Semiconductor Corporation is a fabless semiconductor corporation based in Santa Clara, California, offering high-performance FPGA solutions. Achronix is the only supplier to have both high-performance and high-density standalone FPGAs and embedded FPGA (eFPGA) solutions in high-volume production. Achronix’s FPGA and eFPGA IP offerings are further enhanced by ready-to-use PCIe accelerator cards targeting AI, ML, networking and data center applications. All of Achronix’s products are supported by best-in-class EDA software tools.

Position Profile Name: Sr. FPGA Engineer

Requisition No.: 6200-1033

Type of Position: Regular, Exempt

Reports to: Hardware Engineering Manager, Core Technology

Department:

Hardware Engineering (US)

Location:

Santa Clara, CA

Contact:hr@achronix.com

Job Description/ResponsibilitiesThe successful candidate will be responsible for the functional verification of high-performance digital logic of the core fabric for standalone and embedded FPGAs.

Responsibilities include the following:

  • Write constrained-random and directed test cases in Verilog/SystemVerilog to verify core fabric functionality
  • Run functional simulations and regressions, including gate level and timing annotated simulations
  • Debug issues, report and track bugs to closure
  • Collect coverage metrics and track verification progress
  • Optimize existing test suites based on various constraints (memory usage, test time, etc.)
  • Support porting of the verification infrastructure for post-silicon validation
  • Mentor junior engineers

Required Skills and Qualifications

  • Experience with Simulation, Debugging and Formal Verification
  • Experience in Verilog coding and debugging
  • Proficiency in using a scripting language (e.g., Python, Perl)
  • Experience designing/maintaining flows and methodologies from scratch, especially across multiple teams
  • Well organized and strong communication skills
  • Experience with UVM or SystemVerilog for verification is a plus
  • Familiarity with using and/or designing for FPGAs is a plus
  • Familiarity with revision-control systems (e.g., perforce, git) is a plus

Education

  • BS/MS in Computer Engineering or Computer Science (or related) + 2–6 years’ experience
Apply for job

To view the job application please visit www.achronix.com.

Share this post via: