SmartNIC Sr./Staff Software Engineer

Website Corigine
Responsibilities
- Key developer in team focused on SmartNIC software development in the areas of networking dataplane software, DPDK, Linux drivers, OVS, Hardware offload, QoS, RDMA/NVMe-oF, etc.
- Work with Software, Hardware, Architecture and Design teams to define requirements and architecture for SmartNIC product
- Design, develop, test and support of various SmartNIC software features
- Participate in open-source initiatives around SmartNIC and interface with key customers
- Develop and deliver network architectures and design involving Software Defined Networking (SDN) and Network Function Virtualization (NFV) technologies, e.g. OpenStack/CloudStack and K8S, etc.
Requirements
- BS/MS degree in Computer Science or Electrical Engineer
- Working experience with LINUX (RedHat/CentOS/Ubuntu/BSD)
- Programming in C, C++, shell, Perl, Python is a plus
- Highly proficient and hands on experience in the following inter networking technologies MPLS, L2VPN, L2/L3 switching, TCP/IP, IPv6, VXLAN, Openflow etc
- Extensive hardware-centric Ethernet Switch/Controller (NIC) Software design, debug, and optimization experience
- Extensive experience in developing software for Networking Dataplane
- Development expertise in DPDK, OVS offload, Overlay, QoS technologies, Storage etc is desired
- Experience with Virtualization Tunneling, multi-tenancy, isolation
- Knowledgeable in Datacenter and Cloud infrastructures and operations, Virtualization, Cloud Computing, Networking, and Storage
- Strong coding/debugging experience in C
- Exposure to embedded/device driver/networking software design and development in Linux or other RTOS environment
- Experience with cryptographic protocols such as SSL, symmetric and asymmetric cryptography is a plus
- Strong Communication skills in both spoken and written English
- Passion to mentor and build a high-performance team
For careers related questions and applications, please contact hr@corigine.com.
Apply for job
To view the job application please visit www.corigine.com.
IP Lifecycle Management for Chiplet-Based SoCs