hip webinar automating integration workflow 800x100 (1)

Compiler Engineer

Compiler Engineer
by Daniel Nenni on 09-12-2020 at 6:36 pm

  • Full Time
  • Sam Mateo, CA
  • Applications have closed

Responsibilities

Evolve, design and build new compiler intermediate representations for hardware design and tool flows.

Implement specific compiler optimization and lowering algorithms for chip design flows.

Implement state of the art mechanisms for hierarchical caching that crosscut compiler and build systems.

Participate in design discussions, planning, code review, documentation, open source processes, and other standard software practices.

Collaborate with hardware architects to develop the approach and design flows.

Manage your individual project priorities, deadlines and deliverables.

Requirements

We are hiring for several positions with different levels of seniority, but require a minimum of 2 years of compiler engineering experience.

Strong oral and written communication skills, excellent team collaboration.

Experience with C++ programming and git-based development workflows.

Experience with Verilog and other chip design technologies is NOT required.

Share this post via: