IC Analog IC Layout 800x100

R&D Engineering, Principal Engineer

R&D Engineering, Principal Engineer
by Admin on 03-12-2024 at 4:13 pm

Website Synopsys

Job description:

– Candidate will be part of Power analysis team, working for RTL level early power generation, power saving techniques and methodologies.
– Responsible for designing, developing, troubleshooting the core engines
– Will be working closely with other teams both locally and globally
– Design and development of state of the art EDA tools involving development of new and innovative algorithms

Skills Required:

– Fluent in C/C++ with work experience in data-structures and algorithms
– Excellent algorithm analysis skills and a good knowledge of data structures
– Familiarity with ASIC design flow and the EDA tools and methodologies used therein (preferable)
– Past working experience in EDA companies specially power computation (very preferable)
– Good knowledge of Tcl and Perl-based development on Unix (preferable)
– Good knowledge of Verilog, SystemVerilog & VHDL HDL.
– Ability to develop new architecture and good leadership skills
– Self-motivation, self- discipline and the ability to set personal goals and work consistently towards them in a dynamic environment will go far towards contributing to your success
– Quality focus – one who believes in quality and wants to make a difference
– Experience of production code development on Unix/Linux platforms

Experience

8+ years of relevant experience

Share this post via: