hip webinar automating integration workflow 800x100 (1)

Lead Verification Engineer

Lead Verification Engineer
by Admin on 08-29-2022 at 4:04 pm

Website Cadence

Job Description

  • Deep understanding on ASIC design and verification flow
  • Excellent knowledge of advanced verification methodology like eRM/OVM/UVM/VMM
  • Proficiency in System Verilog, System C and/or e (Specman)
  • Developing and using Verification Components(eVC,OVC,UVC,VIP)
  • Assessing the project verification requirements

Essential Qualifications:

  • BS/MS degree in electrical engineering, microelectronics, comparable engineering science or solid state physics.
  • Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English.

Desirable Qualifications:

  • Experience of DDR
Share this post via: