Lead Design Engineer – Analog Layout

Position Description:

•Skillful capable of AMS layout Design area: Matching guides, Resistor/capacitor placement, reduce coupling & noise, sensitive signals routing, etc.

•Skillful experience in Analog IC top level chip assembly including floorplanning and block layout

•Skillful experience in high speed projects like: DDR, GDDR, Serdes, etc;  experience in IP layout is a plus

•Experience in layout project management and delivery work is a plus

•Ability to coordinate with analog IC circuit team to ensure robust, efficient, consistent and successful delivery of analog IC layout.

•Experience in communication with project manager and digital P&R team is a plus

•Proficient with Cadence layout/verify tools like Virtuoso XL, Pegasus/PVS;  Mentor Calibre, etc..

•Proficient with EMIR tool like Voltus-fi is a plus

•Hands-on experience conducting DRC/LVS/ERC analysis, EMIR analysis, and recommending appropriate solutions

•Experience in PERC run is a plus

•Fundamental understanding of IC design technology and process/methodology;  Knowing about finfet is a plus

•Experience in ESD/Latch-up is a plus.

•Good English speaking/listen is required.

Position Requirements:

• BSEE degree with 6+ years of applicable experience in analog layout.
• Essential that the individual demonstrates strong communication, verbal and written, and project management skills.
• Requires good communication skills in English and Chinese.