Sr. Design Verification Engineer
Primary Function of Position:
Verification of FPGA’s on daVinci systems for RTL functional correctness.
Roles & Responsibilities:
Responsibilities includes starting from testplanning to closing verification using coverage metrics.
Involves testbench development from scratch or modification to existing testbench infrastructure for verifying new features.
Work closely with the design team to review specifications and architecture, extract features, define verification plan & coverage model.
Directed/constrained random test generation, failure analysis and resolution, coverage analysis.
Debugging failures, bug tracking, and analyze and close coverage.
No! TSMC does not Make 90% of Advanced Silicon