PCIe Webinar Banner

IC – RTL – GDSII, Lead Solutions Engineer – AE

IC – RTL – GDSII, Lead Solutions Engineer – AE
by Admin on 06-20-2024 at 1:47 pm

Website Cadence

This role includes the following operations and requirements:

  • Work on projects to deploy Cadence RTL – GDSII tool adoption in Synthesis with Genus, Place & Route with Innovus and Static Timing Analysis with Tempus through successful design tapeouts and benchmarks
  • Areas of Technology exposure include:
  • RTL Synthesis/Physical Synthesis, Design constraint creation, Floorplanning, Power Grid Synthesis, Placement, Clock tree synthesis, Routing, Static timing analysis, Timing optimization, Power Analysis (Static, Dynamic, Leakage, EM)

Background / Requirements:

  • 3+ years, RTL Synthesis/Physical Synthesis, Design constraint creation, Floorplanning, Power Grid Synthesis, Placement, Clock tree synthesis, Routing, Static timing analysis, Timing optimization, Power Analysis (Static, Dynamic, Leakage, EM), Extraction Low power implementation.
  • Self-starter mindset
  • Excellent communication skills
  • Demonstrated exposure to any of the following technical areas:
  • proficient software skills in the automation of physical design software including several of the following:  TCL, PERL, CSH, BASH, AWK, SED, or SKILL.
  • BSEE required. MSEE recommended.
Apply for job

To view the job application please visit cadence.wd1.myworkdayjobs.com.

Share this post via: