SNPS1368137272 ee solutions semiwiki ad 800x100 px

Formal Engineer

Formal Engineer
by Admin on 04-17-2023 at 2:46 pm

Website Andes Technology


This role is a part of the VLSI team, which is part of Andes worldwide CPU development team. Andes is a rapidly growing organization, and you will get the opportunity to work with a team of experienced architects, designers and DV engineers for building next-generation of RISC-V CPUs.

As a senior member of this team, you will help guide verification methodologies, analyze problems and devise best QoR solutions. You will be able to participate in engineering discussions and drive analysis and propose directions. We value diligence, detail orientation and a penchant for creating high-quality results efficiently. Ideal applicants will have a passion for technical advances, CPU architecture and have a keen interest in tackling present day verification problems.

Daily activity includes:

  • Communication with peers to discuss technical details
  • Analyze CPU architecture and microarchitecture implementations, and devising best methods to verify them
  • Identify and resolve engineering issues ranging from functional verification, code coverage, Formal proofs, verification reports
  • Hands-on verification work including verification regression management, debugging and bug-reports
  • Provide technical guidance to junior members of the team
  • Technical documentation

Technical Requirements

  • Over 3 years of applicable work experience
  • Bachelor’s or Master’s degree in related engineering field
  • Strong communication skills
  • Experience using Verilog, System Verilog
  • Strong mastery using Unix and scripting languages such as make, shell, perl or python
  • Experience in Formal Property Verification
  • Experience in Formal Coverage Analysis
  • Experience in the use of Formal tools such as JasperGold of FPV
  • Experience of CPU architecture (multi-core coherence, FPU, DSP, interrupt, Vector, Security, Reset and CDC, Debug)

Desirable Skills

  • Experience coding in assembly languages
  • Experience in UVM, formal, coverage grading, coverage analysis, bug tracking
  • Patience and good leadership skills
  • Strong desire to learn and willing to devote extra effort to achieve perfection
  • Strong team player and possess a positive attitude
  • Seniority Level
  • Associate
Share this post via: