Engineering Quality Manager

Website ArterisIP
Arteris enables engineering and design teams at the world’s most transformative brands to connect and integrate today’s system-on-chips (SoCs) that fuel modern innovation.
If you’ve held a smartphone, driven an electronic car, or powered up a smart TV, you’ve come in contact with what we do at Arteris. Here, the future is quite literally in your hands—and when it isn’t, chances are it is flying overhead in a drone, a satellite, or in the cloud at a datacenter!
As an Engineering Quality Manager at Arteris, your role will be to foster and promote our quality culture by engaging and supporting engineering teams in meeting our commitments.
Key Responsibilities
- Maintain our Quality Management System
- Define and maintain Standard Operating Procedures & support the definition of Work Instructions
- Define Quality KPIs and the corresponding control strategy
- Organize Quality Continuous Improvement activities with our Process Lead
- Support certification, and customer audits when relevant
- Conduct internal audits & organize external audits
- Provide Quality training resources to engineering teams
Experience Requirements / Qualifications
- 6+ years of experience in Quality Management in a SW development environment (Continuous Integration & Continuous Development) and/or HW development in a semi-conductors context
- Certified or familiar with international standard ISO9001
- Contributed to setup and/or maintained a Quality Management System
- At ease with Quality principles, frameworks, and techniques (LEAN, 8D, Ishikawa)
- Ability to collaborate, negotiate and engage with key stakeholders to facilitate delivery and ensure quality compliance with corporate quality big picture
Education Requirements
- Electrical/Electronic Engineering or Applied Science with major in Physics/Chemistry/Material Science.
- Fluent in English and French
- Strong skills in Data Analysis, Synthesis and problem solving
Apply for job
To view the job application please visit www.arteris.com.
Relaxation-Aware Programming in ReRAM: Evaluating and Optimizing Write Termination