hip webinar automating integration workflow 800x100 (1)

DSP Design Engineer I

DSP Design Engineer I
by Admin on 10-19-2022 at 3:24 pm

  • Full Time
  • Pune, India
  • Applications have closed

Website Cadence

Job Description:

This position involves development of application examples, libraries and benchmarks for DSP processor cores used in Vision, Imaging and AI domains.

The job involves:

  • Developing, and debugging application examples and Libraries on Vision DSPs for Vision, Imaging and AI domains
  • Tuning the C-code using embedded intrinsics for achieving close to optimal cycles performance.
  • Developing functions and application use cases using high OpenCV, OpenCL
  • Participate in definition, design, development and testing of new DSP cores with customized instructions for accelerating algorithms.
  • Work with test teams to run the library functions under different realistic input/ argument values
Share this post via: