hip webinar automating integration workflow 800x100 (1)

CPU Design Engineer (Fresh Graduates/Summer 2023)

CPU Design Engineer (Fresh Graduates/Summer 2023)
by Admin on 04-24-2023 at 2:52 pm

Website Codasip

Description

TL;DR 🙂 High-performance CPUs – CodAL – Codasip Studio – RISC-V ISA – European-based company – International teams – Start-up culture

Locations: Cambridge

Department: UK Design Center

Team: CPU Design

Employment Type: Full-Time

Experience: Fresh Graduates

Start Date: Summer/Autumn 2023

Codasip was founded on a simple belief – that we could bring together the brilliance of microprocessor architects and software engineers and capture it in tools that made design simpler, faster, and less expensive. STUDIO was born in 2014 with the mission of democratizing processor design. We are succeeding. At the same time RISC-V was gaining traction, so it was natural for Codasip to embrace it as an Open Instruction Set Architecture (ISA).

Codasip is expanding in the UK. We are looking not just for Senior Hardware Engineers but talented Fresh Graduates to build out our team and help deliver and expand our product roadmap. Moreover, our Senior CPU Design Engineers will perform the role of mentors and support you on every step of your first career steps.

This is an exciting opportunity to join a fast-growing company with a unique position in the industry. If you are proactive, you are not afraid to voice your own opinion, and are looking for a job where you can be creative, we think you will work well with us.

YOUR ROLE:

  • To be responsible for the microarchitecture definition and implementation of RISC-V processors and extensions
  • Processor development within the Codasip Architectural Language (CodAL)
  • Undertaking design synthesis and results analysis to ensure PPA targets can be met
  • Working closely with the verification team on verification planning, debugging and final sign-off
  • Technical specification and documentation writing
  • Participate in design and verification reviews
  • Be responsible for defining, estimating and tracking of own work

Requirements

YOU SHOULD HAVE:

  • Knowledge of computer systems and architecture
  • Experience within at least one HDL (VHDL/Verilog/SystemVerilog)
  • Ability to write clear and concise code
  • Experience with digital circuit simulation
  • Ability to work within teams to debug issues and find root causes
  • Analytical thinking, self-sufficiency

NICE-TO-HAVE:

  • Knowledge of RISC-V instruction set
  • User knowledge of Linux
  • Knowledge of versioning tools (Git, SVN)
  • Knowledge of scripting languages (Shell, Bash, Python)
  • Knowledge of C/C++
  • Knowledge of low power design techniques
  • Knowledge of Synthesis, Design for Test and Timing Analysis
  • Knowledge of Formal verification techniques

EDUCATION:

  • Good degree (BSc, MSc, BEng, MEng or equivalents) in a numerate discipline

Benefits

WHAT IS OUR COMPANY CULTURE:

We celebrate a highly professional and open environment, with a well-balanced mix of young and experienced engineers. We employ agile methodologies to bring the speed and ease of software development to hardware as well as to guarantee the high quality of our products. A perfect platform for growth, that will enable you to learn from the best and at the same time drive your own ideas – that is the Codasip DNA.

Share this post via: