CHERI webinar banner

Analog System Leader

Analog System Leader
by Admin on 03-16-2023 at 2:47 pm

Website Agile Analog

The primary focus of this role will be to lead all the system design activities involved in combining our individual IP products into functional subsystems, working alongside our team of highly skilled and proficient Analog circuit designers.

This is a technical role in which we expect you to utilise your in-depth knowledge of analog IC design to ensure that our IP combines effectively to provide our customers with easily integrable, value-added sub-system functions. Over time, this role will become a group leader role managing a group of analog IP and IP system designers.

You will be joining a highly experienced, engineering organisation and will need to be a solid team player with a practical understanding of the IC design flow as well as having proven experience of taking designs from concept to mass production. This role would suit someone who has good interpersonal skills, solid analog system design experience and a desire to mentor and lead and small to medium design team.

What you will be doing:

  • Leading the analog system design requirements for a range of function specific analog sub-systems, to meet the requirements of our customers e.g.
    • Power Management
    • Security
    • Clock generation and monitoring
    • Applications Support
  • Technical customer support
  • Technical oversight and guidance as a recognised analog system design expert.
  • Specification, design and verification of analog sub-systems
  • Investigation and analysis of analog system architectures
  • Behavioural modelling of analog systems and system architectures
  • Peer review of analog circuit and system designs
  • Support of silicon level validation and debugging
  • Support and practice top-down design planning and implementation


What we need from you:

  • Good system design experience and skills backed up with a solid knowledge of analog IC design techniques
  • A systematic, mathematical approach to system design and modelling
  • A desire to drive a rigorous, accountable and high quality design process
  • BS/MSEE in a relevant field or equivalent industry experience
  • Proven experience at all stages of the system and circuit design process from feasibility and initial specification, through design capture and simulations through to layout implementation and silicon validation.
  • Experience of managing external customers
  • Experience in design of two or more of the following areas
  • Experience in behavioural circuit modelling
  • Self-motivated, “can-do” work ethic
  • Good communication skills in English
  • Power Management
  • Clock Generation
  • Analog Sensor Interfaces
  • Security

Even better if you have:

  • Management experience in a mix-skill design team – e.g. analog, digital and software skills.
  • Knowledge and ESD and latch-up mechanisms and implementation of protective structures
  • Packaging knowledge (CSP, BGA, etc.)
  • Programming experience: Python, C, linux, verilogA, verilogAMS, system verilog, C Matlab,
  • Knowledge of analog process & design flows (CAD/PDK)
  • Knowledge of Cadence and Mentor design tools and environments


What we offer in return:

As well as the opportunity to really play a pivotal part in our success, we offer:

  • A friendly, supportive and inclusive working environment
  • Flexible work hours to fit around your personal commitments
  • We consider individual requirements to work remotely with home set up assistance provided
  • Professional development and professional society membership
  • Company share options
  • 25 days’ annual leave with the option to purchase additional days
  • Company pension scheme (with a salary sacrifice option)
  • Private health insurance (including optical and dental cover)
  • Life Assurance
  • Cycle-to-work scheme
  • Employee Assistance Programme – free wellbeing and health services

If the above role matches your experience, skills and motivations then we would love to hear from you.

Share this post via: