Array ( [content] => [params] => Array ( [0] => /forum/threads/apple%E2%80%99s-new-m1-ultra-packs-a-revolutionary-gpu.15637/page-2 ) [addOns] => Array ( [DL6/MLTP] => 13 [Hampel/TimeZoneDebug] => 1000070 [SV/ChangePostDate] => 2010200 [SemiWiki/Newsletter] => 1000010 [SemiWiki/WPMenu] => 1000010 [SemiWiki/XPressExtend] => 1000010 [ThemeHouse/XLink] => 1000970 [ThemeHouse/XPress] => 1010570 [XF] => 2021770 [XFI] => 1050270 ) [wordpress] => /var/www/html )
Yes, Info-L was also guessed by many, but it would have to fit within one reticle, whereas Ultra already exceeds.Per Dr J Class in Taiwan, M1 Ultra is using InFO-L, not CoWoS. Anybody know more about the UltraFusion specs: pJ/bit, bps/lane, beachfront density, etc?
Actually the Si interposer is quite small, much smaller than reticle. The Si interposer is embedded in the RDL. See around 7:30 minutes, the Si interposer (矽中介板) is the small green section in the middle.I just checked the die size for M1 Max at ~20 mm x 21.6mm according to AnandTech (or 19 mm x 22 mm according to TechInsights), so the two of these making up M1 Ultra cannot possibly fit into a single exposure field (26 mm x 33 mm). So the Ultra size must be defined by the CoWoS interposer. M1 Ultra should be considered a type of SiP (System-in-Package), not SoC. It's two chips packaged together.
The Info-L was said to fit within one reticle, it refers only to that strip in the middle? Or the entire RDL? The entire RDL doesn't fit.Actually the Si interposer is quite small, much smaller than reticle. The Si interposer is embedded in the RDL. See around 7:30 minutes, the Si interposer (矽中介板) is the small green section in the middle.
The Info-L was said to fit within one reticle, it refers only to that strip in the middle? Or the entire RDL? The entire RDL doesn't fit.
I think the green strip you are referring to would be the LSI.Info-L has two parts: the Silicon interposer (green) is reticle-limited, but the RDL (substrate, red in Dr J's picture) is not limited to a reticle size. In fact the substrate (RDL) looks like it actually also contains the 8xDRAM chips.
If two dies use a CoWoS interposer, it would have to be two-exposure; more likely that they use a silicon bridge, INFO_LSI/CoWoS-L.They could in theory dice the wafer up into pairs of M1 die; if you look at the layout one reticle on the M1 Ultra appears to be rotated 180 degrees compared to the other, and there could be interconnect on the silicon between the two crossing what would be the (non-scribed) scribe channel. But this would definitely cause some interesting manufacturing problems since either the reticle would have to be rotated or dual reticles used, one for each way up.
Or they could butt two M1 Max dies up to each other on the silicon interposer, where the gap is too small to see on the photos (usually less than 100um). Which would also help yield, so this is a more likely option.