Hardware security is essential for high-performance computing (HPC), AI, and Edge IoT applications when designing SoCs in advanced process nodes. These designs include Gigabits of SRAM and require storing >16Kb of repair information to meet yield requirements. Designers are facing the challenges of creating secure, reliable, and cost-effective SoC designs in a timely manner. If …
The aim of this Manufacturing Technology Conference is to bring together technicians from the design and manufacturing industry to share knowledge about manufacturability. With this annual Manufacturing Technology Conference, we increase knowledge about manufacturability for developers and help them look for possibilities that were previously unknown. A program has been put together that aims to …
Join us for an insightful presentation into the integration of Synopsys Verdi® and Euclide IDE, revolutionizing the debugging landscape for hardware designers. In this session, we’ll delve into next-generation Verdi’s integration with Euclide IDE, a cutting-edge integrated development environment. Discover how Euclide IDE empowers designers to find bugs earlier and optimize code for design and …
Continue reading "Webinar: Unlocking Next-Gen Debugging: Synopsys Verdi and Euclide IDE Integration"
In the fast-evolving world of monolithic microwave integrated circuit (MMIC) design, meeting higher-frequency requirements is just the beginning. Are you seeking insights on achieving dimensional accuracy for both analog and RF components? Wondering about the automatic synchronization of schematics and layouts across various electronic design automation (EDA) tools? Trusted by hundreds of IC design organizations …
About Along with the evolution of technology in information and communication fields such as AI, IoT, data analysis, voice technology, etc., the pharmaceutical industry has advanced the utilization of new technologies in various divisions such as research, development, sales, marketing. Pharma IT & Digital Expo 2024 will provide valuable information gathering and opportunities for gathering …
Join us for the third in a four-part series, where we will look at the comprehensive solution for hydrogen storage, from doing a quick assessment of a hydrogen tank filling using a thermal desktop to carrying out detailed 3D simulations of hydrogen leakage and auto-ignition. The final webinar in the series will cover utilization (or …
Continue reading "Accelerate Hydrogen Adoption Using Ansys Simulation: Part 3 – Storage / Transport"
Semiconductor companies are making transistors smaller and cramming more into chips to meet the demands of today’s high-tech industries and applications. In fact, in a recent article from the Financial Times, technology industry consultants McKinsey forecast that semiconductors will become a trillion-dollar industry by the end of this decade. Even with this massive growth, manufacturers recognize the …
Continue reading "Webinar: Exploring the Advancement of Chiplet Technology and the Ecosystem"
Addressing the challenges early-stage companies face on their quest for research and industrialization options on the way to mass production About this event 1 hour Join us Thursday, April 18 at 9 am PT for the complimentary Webinar titled, The MEMS Development Dilemma. This webinar provides a look at the challenges many early-stage companies face …
Continue reading "Webinar: STMicroelectronics’ solutions to MEMS Development Challenges"
Join us on April 23rd for the 2024 R1 updates to Ansys Charge Plus. The new and enhanced features include modeling and simulation capabilities for thermionic and e-field emissions, an automated workflow for radiation effects on electronics, and a new adaptive mesh capability. TIME: APRIL 23, 2024 11 AM EDT / 5 PM CEST / 8:30 PM IST …
Continue reading "Ansys 2024 R1: Ansys Charge Plus What’s New"
Versal Adaptive SoCs 101: Quick Start Guide to Integration and Implementation Workshop BLT Engineers have successfully deployed designs to Versal devices for Clients. Learn from the experts. This 4-hour online workshop explores the AMD Versal adaptive SoC heterogeneous architecture containing a programmable network on chip (NoC) and AI Engines and learn how to use different …
Join the Cadence and AWS teams for a hands-on workshop and networking event to learn about the Cadence Cerebrus SaaS on AWS. All attendees will receive a giveaway and a chance to win raffle prizes. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization and has powered over 300 tapeouts. …
Formal Verification Formal Verification can help you find bugs earlier in the design cycle and accelerate root cause analysis. But success with Formal requires the effective selection and implementation of the right formal technologies and methods. In this DVClub meeting our speakers will share their experiences adopting Formal Verification and then open the floor for …
Continue reading "Formal Verification – DVClub Europe Meeting"
