Webinar – Avestra Explains How to Achieve Assertion Driven Silicon Success

Studies have shown that nearly 20% of the verification cycle is spent on assertion generation, debugging, and methodology integration. This work remains largely manual today or is delegated to general-purpose LLMs that can produce incorrect assertions more than 30% of the time. Avestra attacks this problem with agentic AI that reliably creates SystemVerilog Assertions and coverage generation. A very informative webinar is coming up that shows all the capabilities Avestra offers, with a live demonstration that shows how it all works. A registration link is coming but first let’s examine some details of a webinar where Avestra explains how to achieve assertion driven silicon success.

The Webinar Presenter

The webinar is presented by Ashok Mehta, Avestra’s founder and architect. Ashok is an SVA domain expert.  He holds 22 granted US patents in design and verification and has authored widely used books on SystemVerilog, assertions, and functional coverage.

Ashok has also held senior management positions at companies such as TSMC, Applied Micro, Intel, Data General, and Digital Equipment Corporation. His deep domain knowledge and experience provide the perfect backdrop for this detailed overview of Avestra’s capabilities and the associated impact.

Webinar Overview

Ashok will begin the webinar with an overview of Avestra and its production-grade, tapeout-ready SystemVerilog Assertions (SVA) and coverage generation system. He will present important details about how the tools are built and the capabilities delivered. Some of the topics to be covered include:

• How Avestra’s 14-agent pipeline analyzes specs and RTL, flags inconsistencies, suggests fixes before simulation, and generates a tape-out-ready, production-grade assertion and coverage suite, as well as a comprehensive SystemVerilog testbench driven by an SVA cover.
• How Avestra’s proprietary RAG database — built on 22 US patents and 3 SystemVerilog Assertion textbooks — grounds generation and keeps incorrect and false positive assertions under 1%.
• And a key item – how Avestra achieves in minutes what takes days of manual effort for assertion generation.

Ashok will explain the details behind Avestra’s 14-agent pipeline – what each does and how the agents work together to deliver superior results fast. He will review the full workflow. After this presentation, you will have a good understanding of the system.

Ashok will then conduct a live demonstration of Avestra Studio. You will see how easy it is to upload all the details about your design and then kick off an analysis run. He will show you all the phases of the analysis, what is achieved at each stage and how the results come together. The steps that are covered in the demo include:

• RTL compilation
• RTL/spec analysis, cross check and suggested fixes
• Assertion generation
• Assertion optimization
• Testbench generation
• Final report generation

Ashok will show significant detail about how the design is analyzed and optimized through this process with many examples. This demo is an excellent way to gain a strong understanding of the power and impact of Avestra’s capabilities.

To Learn More

This webinar provides a detailed overview of Avestra’s capabilities and impact. The types of folks who will benefit from this webinar include:

• Design and verification engineers/managers responsible for assertion development and SVA coverage that are looking to close the loop between the spec, RTL, and verification earlier in the cycle.
• SoC/IP verification leads evaluating AI-native tooling for their flows.
• VPs of engineering and silicon leaders tracking DV cycle time and engineering ROI.

The webinar will be presented on Tuesday, September 22, 2026, at 10AM PDT. You can reserve your spot to attend this important webinar here. You can also get more details about how the tools work and request access on the Avestra website here. And those are some details of a webinar where Avestra explains how to achieve assertion driven silicon success.

Also Read:

GenAlpha Brings a Practical Approach for Analog AI to DAC 2026

Crescent Island: Turning Memory Capacity into Agentic AI Throughput

Intel Diamond Rapids: Building Xeon Up, Out, and Through Silicon