Webinar: Hardware design of custom AI accelerators using High-Level Synthesis
As the demand for Machine Learning increases, the need for custom hardware acceleration explodes. Hardware optimized for Performance, Power, and Area are incredibly important to stay competitive. This webinar will cover High-Level Synthesis and its benefits in quickly and accurately producing hardware accelerators. We will cover the step-by-step design and verification of the Wake Word algorithm using HLS. Not only will we be showcasing conventional HLS flows, but we are excited to share our new product Catapult AI/NN. This new product takes High-Level Synthesis and extends it to models trained in python. With this new development we will now be able to develop AI hardware even faster.
PS: Stick around till the end to learn about our hackathon. You will get the chance to have hands-on experience with using Catapult to design AI applications along with winning some pretty sweet prizes. Don’t forget bragging rights!
Speakers:
Cameron Villone
High-Level Synthesis Technologist, Siemens EDA
Cameron Villone is a High-Level Synthesis Technologist working with the Catapult High-Level Synthesis product management and marketing team, focusing on AI hardware deployment. He previously worked as a product marketing engineer for PowerPro, Siemens’ power optimization and analysis product. He held previous roles at Texas Instruments and General Motors. Cameron studied and graduated from Rochester Institute of Technology, obtaining both a bachelor’s and master’s degree in electrical engineering, focusing on Robotics, Embedded Systems, and Computer Vision.
Russell Klein
HLS Program Director, Siemens EDA
Russell Klein is a Program Director at Siemens EDA’s (formerly Mentor Graphics) High-Level Synthesis Division focused on processor platforms. He is currently working on algorithm acceleration through the offloading of complex algorithms running as software on embedded CPUs into hardware accelerators using High-Level Synthesis. He has been with Mentor for over 25 years, holding a variety of engineering, marketing and management positions, primarily focused on the boundary between hardware and software. He holds six patents in the area of hardware/software verification and optimization. Prior to joining Mentor he worked for Synopsys, Logic Modeling, and Fairchild Semiconductor.
Yes Intel Should Go Private