Loading Events

« All Events

  • This event has passed.

DVCon China

May 26, 2021


2021 Keynote Speakers

Computational Logistics for Intelligent System Design

Computational software is the enabling technology upon which all these drivers rely, and it is innovation in computational software that is helping shape the future. Today’s computational software applications span numerous industries, including semiconductors, systems, weather prediction, scientific software, and financial, medical, and business analytics.
This keynote will lead use to understand better the innovation of computational software to contribute on the intelligent system design.

Cadence Design SystemsSr. Group DirectorRegional System SolutionSimon Chang

Next Generation of EDA

In the past 30 years IC design tools evolved to today’s EDA process. However, the level of automation and intelligence at current EDA is still far from enough to support rapidly growing needs for new hardware chips.  X-EPIC brings the concept of EDA 2.0 as next generation IC design platform to reduce human dependency, increase design productivity, and equip the industry with an easier process from application system requirement to new hardware chips and platforms.

X-EPIC Corporation LimitedProduct Marketing DirectorLuke Yang

About DVCon China

DVCon China is a technical conference in China targeting the application of standardized languages, tools, and methodologies for the design and verification of electronic systems and integrated circuits. Hosted by Accellera Systems Initiative, the format of DVCon China is similar to the successful DVCon United States conference held for over 20 years in the Silicon Valley.

In order to boost the interest, usage and development of electronic design automation (EDA) and intellectual property (IP) standards in China, this highly technical conference is organized to invite industry experts to learn and share best practices on:
1.The application of system-level design and verification languages such as SystemC, SystemVerilog or e 2.The use of SystemVerilog Assertions (SVA) or the Property Specification Language (PSL) 3.Verification methodologies based on the Universal Verification Methodology (UVM)

Share this post via:


May 26, 2021
Event Tags: