PCIe Webinar Banner

Senior RTL Design Engineer

Senior RTL Design Engineer
by Admin on 06-28-2023 at 3:28 pm

Website Secure-IC

Your role and responsibilities

Working in the Secure Silicon Engineering department, you will join a team of electronics and digital design engineers. You will be responsible for the development and delivery of IPs targeting FPGA and ASIC technologies. As an expert, you will make an active contribution to: managing the IP portfolio, reviewing the quality of deliverable, defining the architecture of new products, planning projects, and supporting and developing the skills of the team.

You will be responsible for:

Maintenance and improvement activities:

  • Complete mastery of the IP portfolio;
  • Migrate SVN IP repositories to GIT;
  • Perform analysis reports and fix design / validation bugs;
  • Improve existing IP hardware scripts/environments and functionalities;
  • Develop and maintain internal tools;
  • Ensure delivery of configurable or custom IPs and review quality of deliverable;
  • Provide customer support;

Design activities:

  • Define IP architecture;
  • Analyze and write specifications and standards;
  • RTL coding;
  • Write internal and external documentation (doc, latex);
  • Verify code quality;

Verification activities :

  • Build functional test plan and verification environment;
  • Create IP verification models (SystemVerilog, python);
  • Perform coding and execute tests (non-regression) using RTL simulation tools (Questasim/Modelsim/Xcelium/VCS);
  • Analyze coverage (code coverage / functional coverage);
  • Write verification reports;

Prototyping activities (emulation/FPGA):

  • Develop synthesizable IP models for FPGA targets;
  • Support to Software and Integration teams;

Presales support activities:

  • Support presales and architecture teams in IP creation/customization requirements;
  • Act as a technical referent at customer meetings;
  • Actively participate in estimating project workloads, drafting specifications and defining requirements;

Other Activities:

  • Contribute to the IPs product roadmap;
  • Contribute to the definition/improvement of internal processes;
  • Contribute to the acceleration of IP delivery flows;
  • Support the team;

Education, Experience & Skills

  • Master degree in in electronics/microelectronics or equivalent;
  • You have at least 7 years’ experience in a similar position;
  • To join our multicultural environment, you must be fluent in English;
  • You are an expert in the design flow of RTL IPs for FPGA or ASIC targets.
  • You have a sound knowledge of ASIC development processes
  • You have RTL verification skills (directed or randomized tests, VDHL or System Verilog testbench).
  • You have significant experience in FPGA or ASIC synthesis
  • Scripts coding skills in a Linux environment (Makefile, python, shell, tcl…etc)
  • Experience in the field of security/cryptography is a plus
  • Knowledge of UVM verification methodology and skills in embedded software are a plus.

Secure-IC is committed to equal opportunity and diversity. Our positions are therefore open to people with disabilities. Only skills and motivation make a difference.

Share this post via: