Webinar: Improving Efficiency and Quality of Verification Environments with Automation
Synopsys Webinar: Tuesday, October 18, 2021 | 10 a.m. Pacific
Bugs can be introduced at any stage in the hardware design development process and escape into tapeout if the verification environment is unqualified. Measuring and improving verification effectiveness to prevent bugs during functional verification