Date: November 2, 2023
Time: 10:00am – 5:00pm
Location: Cadence Headquarters, San Jose, CA | Building 5 – Big Sur
Power integrity (PI) is a major challenge for chip designers in the era of ubiquitous data, hyperconnectivity, and AI. Design size is exploding, and innovations in heterogenous integration are adding to PI complexity.