Tag: ml-driven

Webinar: Achieve Out-of-the-Box Equivalence Checking with Synopsys Formality ML-driven Distributed Processing

Webinar: Achieve Out-of-the-Box Equivalence Checking with Synopsys Formality ML-driven Distributed Processing
by Admin on 06-13-2023 at 3:31 pm

Synopsys Webinar | Wednesday, June 21, 2023 | 10:00 – 11:00 a.m. PDT

When designers synthesize chip designs with aggressive PPA targets, the expectation and goal is to be able to complete verification with minimal effort and a fast turn-around-time. Synopsys Design Compiler and Fusion Compiler offer a broad spectrum of

… Read More
Posted on

DesignDash: ML-Driven Big Data Analytics Technology for Smarter SoC Design

DesignDash: ML-Driven Big Data Analytics Technology for Smarter SoC Design
by Kalar Rajendiran on 06-06-2022 at 10:00 am
Categories: EDA, Synopsys

DesignDash Better Decisions Faster

With time-to-market pressures ever increasing, companies are continually seeking enhanced designer productivity, faster design closure and improved project management efficiency. To accomplish these, organizations invest a lot in implementing both standardized approaches and proprietary techniques. With ever increasing… Read More

5X Faster Equivalence Checking with Formality ML-driven DPX

5X Faster Equivalence Checking with Formality ML-driven DPX
by Admin on 05-24-2022 at 4:01 pm

Synopsys Webinar | Thursday, June 9, 2022 | 10:00 – 11:00 a.m. Pacific

Synopsys’ Fusion Compiler provides a broad spectrum of aggressive optimization techniques such as retiming, multibit banking and advanced data-path optimization that our designers want to take advantage of to achieve maximum PPA. Our expectation

… Read More