Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=91697
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021770
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
E
Yeah I have worked in China and Japan and Japan also has a lot talent and are also very hard working.
Taiwan learned how to do...
Aug 21, 2025
E
I think you just ended with the best argument why customers would not go to INTEL3.0. Why move to INTEL3.0, when they are much more...
Aug 21, 2025
E
No; the vertical order of layers in a packaged chip is as follows:
FSPD (conventional, die face down)
1. heatsink (top)
2. TIM
3. thick...
Aug 21, 2025
E
<sigh> no it's not "trash", it's a very good technology for the right applications -- including AI/HPC, which will soon be the biggest...
Aug 21, 2025
E
They're probably not that much worse than nanosheet devices, which are already worse then FinFETs for self-heating because they have...
Aug 21, 2025
INTEL processed 1 M wafers in 2024, mostly on INTEL 7 and 10, according to all the estimates in this thread and INTEL's own reporting...
Aug 20, 2025
B
I'm not a board design guy at all, but aren't DDR speeds limited by trace length and other board design considerations? When I've seen...
Aug 20, 2025
K
I'm not a board design guy at all, but aren't DDR speeds limited by trace length and other board design considerations? When I've seen...
Aug 20, 2025
K
Xeon, EPYC, and Graviton are CPUs, so they're comparable. Tranium is comparable to Google TPUs, but not general purpose CPUs. Trainium...
Aug 20, 2025
B
When the marketing people finally stop segmenting ISA SRF is missing AVX-512 and the per core performance is not great but the 288C...
Aug 20, 2025
B
Uh in terms of memory bandwidth at least Xeon Offers the highest so xeon is really better than latest EPYC in this regard. I wonder why...
Aug 20, 2025
B
Xeon, EPYC, and Graviton are CPUs, so they're comparable. Tranium is comparable to Google TPUs, but not general purpose CPUs. Trainium...
Aug 20, 2025
A
Interesting that TSMC is getting tax payers money from USA, Europe, Japan and China, and TSMC current share holders do not see their...
Aug 20, 2025
K
"...delivering the highest performance and fastest memory bandwidth among comparable Intel processors in the cloud."
Note lack of...
Aug 20, 2025
B
At least Granite Rapids has equal core count with max 128 cores and 256 threads to Turin. Which was not the case with old SKUs.
The...
Aug 20, 2025
Like.
Yeah I have worked in China and Japan and Japan also has a lot talent and are also very hard working. Taiwan learned how to do...
user nl replied to the thread How Many Wafers Did Intel Produce in 2024.INTEL processed 1 M wafers in 2024, mostly on INTEL 7 and 10, according to all the estimates in this thread and INTEL's own reporting...