[FONT=Arial, Helvetica, sans-serif][FONT=Arial, Helvetica, sans-serif]As a global leader in Design Verification, Aldec, Inc. offers industry-leading Products, Support, Training, and Resources. The Aldec Support Center boasts thousands of App Notes, Tutorials*, Recorded Webinars* and White Papers* to help engineers get up to speed quickly. [/FONT][/FONT]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms
The most commonly used approach to analyzing objects in an HDL design, is based on the well-known digital waveforms available with any commercial simulator today. Such a time domain representation of data with respect to time, allows verifying many parameters of a designed digital system, but it may not be efficient ...
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| DO-254: Increasing Verification Coverage by Test
Verification coverage by test is essential to satisfying the objectives of DO-254. However, verification of requirements by test during final board testing is challenging and time-consuming. This white paper explains the reasons behind these challenges, and provides recommendations how to overcome them. The recommendations ...
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Randomization and Functional Coverage in VHDL
Modern digital designs reach the scale of complete systems and require support of Constrained Random Test and Functional Coverage in verification. Although VHDL does not have built-in, direct support for those methodologies, there are neat solutions that allow their quick implementation in your testbench.
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Corporate Standardization of FPGA Design Flow
Growing customer requirements and technological abilities increase the design complexity of hardware and software. Time to market is shortening as well as the lifetime of new designs. In order to meet all those requirements a new approach to the design process is required.
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Making Floating-Point Arithmetic Work in Your RTL Design
Description: Floating-point arithmetic becomes a widely used format in digital system design. For example, DSP applications often demand high precision while operating with large dynamic ranges. The IEEE 754™-2008 floating-point arithmetic standard fulfills this criterion but it might be extremely hard to comprehend ...
|-
[/table]
<script src="//platform.linkedin.com/in.js" type="text/javascript">
lang: en_US </script> <script type="IN/Share" data-counter="right"></script>
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms
The most commonly used approach to analyzing objects in an HDL design, is based on the well-known digital waveforms available with any commercial simulator today. Such a time domain representation of data with respect to time, allows verifying many parameters of a designed digital system, but it may not be efficient ...
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| DO-254: Increasing Verification Coverage by Test
Verification coverage by test is essential to satisfying the objectives of DO-254. However, verification of requirements by test during final board testing is challenging and time-consuming. This white paper explains the reasons behind these challenges, and provides recommendations how to overcome them. The recommendations ...
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Randomization and Functional Coverage in VHDL
Modern digital designs reach the scale of complete systems and require support of Constrained Random Test and Functional Coverage in verification. Although VHDL does not have built-in, direct support for those methodologies, there are neat solutions that allow their quick implementation in your testbench.
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Corporate Standardization of FPGA Design Flow
Growing customer requirements and technological abilities increase the design complexity of hardware and software. Time to market is shortening as well as the lifetime of new designs. In order to meet all those requirements a new approach to the design process is required.
|-
[/table]
[table] cellpadding="5" cellspacing="5" style="width: 100%"
|-
|
| Making Floating-Point Arithmetic Work in Your RTL Design
Description: Floating-point arithmetic becomes a widely used format in digital system design. For example, DSP applications often demand high precision while operating with large dynamic ranges. The IEEE 754™-2008 floating-point arithmetic standard fulfills this criterion but it might be extremely hard to comprehend ...
|-
[/table]
<script src="//platform.linkedin.com/in.js" type="text/javascript">
lang: en_US </script> <script type="IN/Share" data-counter="right"></script>