Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/i-have-a-question-about-bsim-is-this-the-right-place-to-ask-question-inside.10415/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

I have a question about BSIM. Is this the right place to ask? [question inside]

Kat

New member
I am not a computer scientist or industry professional, but I am currently researching FinFET and hoping experts here may be able to help, and that no one minds my asking. Related to my research, I am trying to determine if there is any statistical information on the impact of BSIM.


[As I understand, BSIM is the industry-standard transistor mathematical model for circuit simulation that allows the industry to test the behavior of a device or circuit and is invaluable for aiding design efficiency.]

Thank you for allowing me to post this question and for any help you might be able to offer!
 
Hi Kat

I'm not sure what you mean by "statistical information on the impact of BSIM".

Are you asking what fraction of foundries support the BSIM-CMG model (providing measured parameters to designers), compared with other compact models?
 
I'm attempting to get clarification on the question and will post as soon as I have better information. Thank you very much!
 
Hello, U235 - your question is indeed what I am trying to find out. Thank you for any information you can share in this regard!

Hi Kat

I'm not sure what you mean by "statistical information on the impact of BSIM".

Are you asking what fraction of foundries support the BSIM-CMG model (providing measured parameters to designers), compared with other compact models?
 
Others will know more than me, but I expect the BSIM-CMG model is completely dominant as the compact model used for finFET circuit simulation.

And it should be applicable for what comes next as well, nanosheet transistots, nanowires etc.

Note: sometimes the foundries will write their own wrapper to account for certain (parasitic) effects, with the BSIM model at the centre.
 
Very happy to see your reply. Once again, thank you kindly for taking the time to help. It is much appreciated!!
 
Back
Top