Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/search/294727/?c%5Busers%5D=Fred+Chen&o=date&page=3
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

  1. F

    High NA EUV Equipment is Bound to be a Burden for Chipmakers

    High-NA adds 3 new problems Low-NA doesn't have: (1) reduced depth of focus (so need much thinner resist films); (2) the 104 mm x 132 mm mask area maps to a 26 mm x 16.5 mm wafer exposure field instead of the conventional 26 mm x 33 mm; (3) central obscuration will limit some combinations of...
  2. F

    Samsung targets 2nm orders from Nvidia, Qualcomm to boost foundry position

    With no backside power delivery yet, and yield reports still not encouraging, it's a surprise they can still draw customers.
  3. F

    Samsung targets 2nm orders from Nvidia, Qualcomm to boost foundry position

    As 3nm GAA yields stabilize, Samsung Electronics fcuses on 2nm process to narrow TSMC's lead By Chun Byung-soo, Kim Seo-young Published 2025.05.13. 16:09 Samsung Electronics’ foundry division is reportedly nearing the final stage of evaluating its 2-nanometer (nm) process with Nvidia and...
  4. F

    Could Intel Be Delaying the Foundry Competition to 14A

    Actually the proposed 18A use was reported a while back in Feb (https://www.reuters.com/technology/intel-says-first-two-new-asml-machines-are-production-with-positive-results-2025-02-24/), but it seems now the update is they would only consider it for a few layers of 14A. Maybe they don't have...
  5. F

    Could Intel Be Delaying the Foundry Competition to 14A

    Less depth of focus for same design rule, why do that?
  6. F

    Darth Vader in Semiconductor Industry?How the Turncoat and the Loyalist of TSMC Shaped the Global Chip War

    TSMC had done it better than Intel. Not sure if it's the same way SMC does it.
  7. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    FWIW, NA is not figuring into EUV practical resolution. It's resist-limited at this point. https://www.spiedigitallibrary.org/conference-proceedings-of-spie/13424/1342403/NA033-EUV-extension-for-HVM-testing-single-patterning-limits/10.1117/12.3052244.full
  8. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    Yes, direct print meant single exposure instead of multipatterning, in their context.
  9. F

    TSMC vs Intel track pitch scaling trend

    Tracks are conventionally M2, but Intel uses M0 apparently, at least for Intel 3/4.
  10. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    So the oft-mentioned 40 steps is for the no High-NA contingency at 14A, then?
  11. F

    EUV productivity not the same across the field

    TSMC and ASML both reported that source power upgrades were not trivial, as pellicle damage tolerances need to be considered.
  12. F

    EUV productivity not the same across the field

    Not all EUV machines in use are equally productive. Old/new mix. Abstract ASML has been making steady advances in Extreme Ultraviolet (EUV) light source capability for more than 15 years. Since introduction of the 250W EUV light source in 2018, which ushered in the era of EUV High Volume...
  13. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    I thought they presented SALELE with one block mask. Actually, it is usually presented with two block masks, one for each of the two metal line sub-patterns. I suppose it depends what they count as a "step". 24-32 nm pitch on 0.33 NA is just like 24-30 nm pitch on 0.55 NA. I don't know if the...
  14. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    With a direct print at this pitch they won't be able to shrink this layer lengthwise, also due to the tip-to-tip distance.
  15. F

    TSMC vs Intel track pitch scaling trend

    6-track cell height scaling trend shows an interesting comparison between TSMC and Intel. PowerVia gave opportunity to relax the track pitch at Intel 18A. In the meantime, the track pitch scaling slowed down dramatically for TSMC. Perhaps it's coincidental with nanosheet introduction?
  16. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    3 exposures with many more steps is an odd process integration. This is for 18A node?
  17. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    In my recollection, it was merely from the drawing of the HD and HP cells, both appeared to be 5 tracks, and the cell heights are 160 and 180 respectively. Both size and spacing matter for the pitch dependent best focus.
  18. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    This is P32 HD P36 HP IIRC, the two pitches don't focus the same in direct print.
  19. F

    Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

    Just viewing it as a kind of disclaimer, looked like fine print to me.
Back
Top