You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Summary Join us for this webinar to see a real-life demo of an engineering flow and a tool environment that accelerates creation, implementation, and test of AUTOSAR Adaptive software components. Focus on the creative part of designing intelligent solutions and leverage the automation capabilities of the tool chain. Starting with a AUTOSAR Adaptive Software Architecture, …
Analyzing electrical errors across an IP or a SoC at top level, can be a painful and long process, often requiring extensive setup time and hundred of hours to distinguish …
Electronic components design and their integration on PCBs involve complex simulations to accurately predict EM fields and forces. These simulations can be computationally intensive and time-consuming. High-performance computing (HPC) capability …
Ensuring reliable performance of products in the field requires verification and validation at the system level. This means considering the complex interaction of different physics between systems and sub-systems. In this webinar, you will learn about purpose-driven digital twins that can: Optimize performance at the system level Co-simulate models benefitting from switchable, purpose-driven modeling fidelity …
Whether you’re conducting safety analyses at the system, software, or hardware level, medini analyze can help you achieve: Up to 50% increased efficiency in your functional safety analyses, End-to-end traceability, including integration …
Description Today’s wireless and high-speed chip designs integrate an incredible amount of functionality on very small silicon real estate. Such integration requires optimization from the early stages of the design to post-layout vs. schematic (LVS) signoff. Increasingly complex designs and advanced process nodes test the limits of electromagnetic (EM) solvers in terms of modeling capacity …
Summary Join us for a weekly webinar series focusing on cutting-edge design and implementation techniques for hardware security. This series is perfect for engineers and designers looking to strengthen their …
The digital chip design flow carries with it an enormous wealth of untapped information regarding the health and status of your SoC design. The ability to efficiently mine this data …
This webinar equips you with effective strategies to tackle randomization-related errors within your UVM verification environment. We'll explore the power of Cadence's Verisium Debug, a tool designed to simplify the …
Leveraging functional patterns is crucial for achieving high defect coverage and reducing defective parts per million (DPPM) levels. Synopsys VC Z01X fault simulator offers enhanced fault coverage in manufacturing test flows, complementing …
Summary Join us for a weekly webinar series focusing on cutting-edge design and implementation techniques for hardware security. This series is perfect for engineers and designers looking to strengthen their …
Join us for an exclusive webinar during Ansys 2024 R2 updates. We'll showcase significant enhancements to our Thermal Integrity tools. Discover the latest in Icepak, Mechanical Thermal, and Mechanical Structural, …
Summary Join us for a weekly webinar series focusing on cutting-edge design and implementation techniques for hardware security. This series is perfect for engineers and designers looking to strengthen their …
