Cadence TechTalk: Design Robust IC Packages Faster Using In-Design SI/PI Analysis
OnlineIC package design teams and characterization teams have had a “throw-it-over-the-wall” relationship for decades, which often delays design releases by months. However, as signal integrity (SI) and power integrity (PI) challenges evolve with multi-die heterogeneous integration, the need to perform SI/PI analysis as part of the design flow has become a requirement to meet compressed …
Continue reading "Cadence TechTalk: Design Robust IC Packages Faster Using In-Design SI/PI Analysis"