WEBINAR: Optimize SoC Glitch Power with Accurate Analysis from RTL to Signoff
Identifying glitches and revealing the extra power they consume require special attention to cell delays and wire delays. To enable earlier and more frequent analysis, physical-and-timing-aware glitch power analysis is needed throughout the flow from RTL to Signoff. In this webinar, we review the glitch power challenges facing SoC designers and the key technologies that …
Continue reading "WEBINAR: Optimize SoC Glitch Power with Accurate Analysis from RTL to Signoff"