About this event Join us on January to dive deep into cutting-edge technical topics, from RF system design to high-speed digital standard-driven EM model extraction for PCBs. This is your chance to: Recharge your design productivity: Discover the latest tools and techniques to enhance your workflow. Refresh your knowledge base: Gain insights from industry leaders. …
About this event Join our experts at the Keysight Signal Generator Demo Day and learn how to simplify your test setup with four signal generators and an embedded reflectometer integrated into a single unit. Discover how to perform power amplifier match correction with the signal generator’s embedded reflectometer — in minutes, not hours. No additional …
The ESD Alliance, a SEMI Technology Community, is hosting a webinar series, "Savage on Security," moderated by Warren Savage, Researcher at University of Maryland, Applied Research Laboratory for Intelligence and Security. New horizons for semiconductors have been revealed by innovations in heterogeneous integration, especially due to the availability of an abundance of inter-chiplet wires. All …
10:00 a.m. PST | 12:00 p.m. CST | 1:00 p.m. EST Don’t miss our most anticipated webinar of the year, as we round up our team of Product Managers across our family of digital creation and requirements management tools. They’ll discuss the most important product updates teams are taking advantage of—plus give a sneak peek …
Continue reading "Webinar: Perforce Innovations: What’s New & What’s Next in 2025"
SURGE (Silvaco UseRs Global Event) is a worldwide event held by Silvaco. SURGE is an event for discussing new technologies, sharing user experiences, and discovering innovative techniques for advanced semiconductor design in the fields of TCAD, EDA, and IP. The event will be held online. We look forward to your participation. We will randomly select …
Presenters: Martin Beeby, Head of Advanced Avionics Systems and Managing Director of ConsuNova EU and Janusz Kitel, DO-254 Program Manager at Aldec Inc. Abstract: System on Chip (SoC) devices are transforming the landscape of advanced aviation systems, offering unparalleled integration of multiple functionalities within a single chip. These compact powerhouses bring numerous advantages, from reduced power …
Browse the 2025 program; discover all the ways you'll connect with colleagues Join the world’s largest photonics technologies event. Learn the most cutting-edge research in biomedical optics, biophotonics, industrial lasers, …
The Must Attend Event for Chip, Board, and Systems Design Engineers DesignCon is the premier high-speed communications and system design conference and exposition, offering industry-critical engineering education in the heart …
Join us for a new approach to designing lumped-element filters and discover how easy such design can be while achieving the desired accuracy. TIME: January 28, 2025 11 AM EDT / 5 PM CET Venue: Virtual Overview Streamline the design of lumped-element and planar filters with Ansys Nuhertz Filter Solutions. For lumped-element filters, one approach …
Joining forces The Pan-European Electronics Design Conference is jointly hosted and organized by FED and IPC – two associations representing more than 3,700 companies from the electronics industry. PEDC in …
Continue reading "Pan-European Electronics Design Conference 2025"
Engineers solve today’s challenges by leveraging simulation, and the Technical University of Madrid (UPM) addresses this need with its Master’s Degree in Numerical Simulation. Developed in collaboration with Ansys, the program equips engineers to bridge the industry's skills gap by fostering a deep understanding of numerical simulation methods. It emphasizes practical applications and best practices …
Continue reading "Webinar: Master’s Degree in Numerical Simulation with Ansys"
Development of automotive ICs requires substantial and meticulous effort to ensure their compliance with the ISO 26262 standard. The process involves end-to-end evaluation of a chip’s design, development, and traceability of the systematic and safety workflows through lifecycle management. Engineers must create a Failure Modes, Effects and Diagnostic Analysis (FMEDA), and ensure that the chip …
