Digital Logic 101 Workshop
OnlineThis workshop provides a foundational introduction to digital logic, tailored for beginners and professionals who want to understand the principles of digital design. The emphasis of this course is on: …
12 events found.
Accellera at the 62nd Design Automation Conference – Luncheon Panel
Moscone West Moscone West, San Francisco, CA, United States“Can AI Cut Costs in Electronic Design & Verification While Accelerating Time-To-Market?” Industry leaders will discuss the transformative role of AI in semiconductor design and verification. As AI rapidly evolves, …
Continue reading "Accellera at the 62nd Design Automation Conference – Luncheon Panel"
Siemens Calibre Seminar
Moscone West Moscone West, San Francisco, CA, United StatesJune 24, 2025 12:00 PM -1:00 PM Moscone West | San Francisco, CA Calibre: Supercharge your chip integration efforts Siemens is excited to host an exclusive event for our customers …
Webinar: Coaxial Socket Test Strategy and Methods Review and Demonstration
OnlineLearn how a comprehensive testing strategy can enhance your coaxial socket design from development to production maintenance. Benefits include optimized socket design, established OQC criteria, maintenance of sockets for optimum …
Continue reading "Webinar: Coaxial Socket Test Strategy and Methods Review and Demonstration"
The 67th Electronic Materials Conference (EMC) 2025
Duke University Duke University, Durham, NC, United StatesEMC provides a unique opportunity for researchers from academia, government labs, and industry to meet and share the latest cutting-edge results across the broad range of fields under the umbrella …
Continue reading "The 67th Electronic Materials Conference (EMC) 2025"
3D & Systems Summit 2025
Hilton Dresden Hotel Hilton Dresden Hotel, An der Frauenkirche 5 D, Dresden, GermanyThemed Heterogeneous Integration: Bolstering Europe's Resilience the 3D & Systems Summit 2025 will primarily focus on exploring strategies for enhancing Europe's semiconductor industry addressing topics such as geopolitical dynamics, market trends, as well as the latest advancements in chiplet applications and hybrid bonding techniques. The Summit will feature an exclusive exhibition area, showcasing industry leaders alongside innovative …
Synopsys Virtual Prototyping Day 2025
OnlineJoin us for our 5th Annual Virtual Prototyping Day to learn how you can Shift-Left your development cycle with virtual prototypes. This popular series invites our customers and partners to speak …
TSMC 2025 China Technology Symposium 2025
Shanghai International Convention Center (SHICC) No.2727, Riverside Avenue, Pudong, Shanghai, ChinaGet the latest on: TSMC's industry-leading HPC, Smartphone, IoT, and Automotive platform solutions to advance the AI future TSMC’s advanced logic technology progress on 5nm, 4nm, 3nm, 2nm, A16 processes …
Continue reading "TSMC 2025 China Technology Symposium 2025"
ESD Alliance Master Class: Introduction to Chip Design and Electronic Design Automation
OnlineOverview of the design of today's complex chips with Electronic Design Automation tools. June 25, 2025 | 10:00am-11:30am PT Complex semiconductor chips power today’s cell phones, cars, computers, and more. …
Webinar: Verifying Chiplet-based Systems
OnlineVerifying Chiplet-based Systems (online) As the semiconductor industry increasingly embraces chiplet-based architectures, the complexity of system integration and verification has grown exponentially. Verifying these modular systems demands new approaches, tools, …
Webinar: Security for AI SoCs: Practical Solutions for the Challenges of Today and Tomorrow
OnlineFeatured Speakers: Mike Borza, Scientist and Principal Security Technologist, Synopsys Dana Neustadter, Senior Director of Product Management, Synopsys As AI systems become increasingly vital across industries, ensuring their security and …
Webinar: Integrating HLS Modules into Block Designs
OnlineDescription BLT, an AMD Premier Design Services Partner and Authorized Training Provider, presents this webinar. Are you struggling to bridge the gap between high-level algorithm design and efficient FPGA implementation? …
Continue reading "Webinar: Integrating HLS Modules into Block Designs"