Semiconductor and integrated circuit development continues to proceed at an incredible pace. The industry as a whole has gotten to this point of incredible complexity through the process of countless breakthroughs and developments in wafer fab processing. Today's wafer fab contains some of the most complex and intricate procedures ever developed by mankind. Semiconductor Technology …
Fresh New Name. Same Great Event. Introducing MD&M West Previously known as Informa Markets Engineering (IME) West, hosting five co-located shows — MD&M West, ATX West, D&M West, Plastec West, and WestPack — we are now merging 4 of these related industry sectors into a single unified show: MD&M West. WestPack, well-known as the leading …
Join Comer Industries and Asotech in this webinar to see how Ansys simulations optimize gearbox durability and performance. DATE / TIME: February 4, 2025 10 AM EST / 4 PM CET / 8:30 PM IST Overview This webinar will delve into how Comer Industries, with the support of Asotech, leverages Ansys simulations to ensure the …
Continue reading "Mastering Gearbox Durability: Advanced Simulation Techniques with Ansys"
Package reliability and qualification continue to evolve with the electronics industry. New electronics applications require new approaches to reliability and qualification. In the past, reliability meant discovering, characterizing and modeling failure mechanisms, and determining their impact on the reliability of the circuit. Today, reliability can also involve tradeoffs between performance and reliability; assessing the impact …
Historically, PCB power distribution networks (PDNs) have been designed based on rules of thumb, such as “put a 0.1uF decoupling cap down for every power pin on the device”. These can lead to more capacitors than necessary, taking up additional space in the layout and driving up cost of the final assembly. In addition, they …
Continue reading "Webinar: Integrate Analysis into PCB Design with Sigrity X Aurora"
About this event Modern devices' growing complexity and the semiconductor industry's domain-specific nature have made intellectual property (IP) management essential. This webinar explores how Allegro Microsystems, a global leader in designing, developing, and manufacturing sensor integrated circuits (ICs) and application-specific analog power ICs, leveraged IP management to streamline innovation and efficiency. It delves into the …
Creating custom blocks in Virtuoso using today's advanced technology nodes becomes even more complex due to the vast number of design rules. Invoking a typical GUI to launch multiple DRC runs to confirm your progress and understanding of these complex rules can be very time consuming. Join this webinar to learn how to use iPegasus …
Continue reading "Webinar: Using iPegasus DRC/Fill in Virtuoso Studio to improve productivity"
About this event Thank you to our sponsors, Synopsys and Cadence The Trends in System Design event, hosted by DESN in Reading on February 6th, will be open to both members and non-members. We will examine emerging trends in semiconductor system design, with a particular focus on how AI/ML is being used in product design …
Continue reading "Webinar: Trends in Semiconductor System Design"
Cutting Edge Advancements in 5G and 6G Technology Join us for a complimentary seminar and networking event on the latest advanced 5G and 6G technology! Our experts will provide updates on global spectrum regulation, 6G standardization, channel modeling for FR3, and sub-THz research. Explore the use of AI and ML in 6G research and its …
Integrated Circuit packaging has always been integral to IC performance and functionality. An IC package serves many purposes: 1) pitch conversion between the fine features of the IC die and the system level interconnection; 2) chemical, environmental and mechanical protection; 3) heat transfer; 4) power, ground and signal distribution between the die and system; 5) …
Why You Should Attend Optimizing power is no longer optional—it's critical for advanced designs. This seminar will provide cutting-edge insights and practical methodologies to: Design efficient, low-power architectures Accurately analyze and optimize power at every stage of the design flow Seamlessly implement power optimization into your design workflows What You Will Learn Architecting for Low …
Continue reading "Seminar: Empowering Electronics from Package to System Integration – Austin"
Parasitic extraction is a crucial step during the design implementation and signoff phase. Accurate reporting of parasitic Rs and Cs in a layout has always been a challenge as DSPF …
