You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Traditional FPGA programming models and hardware description languages are not intuitive to many software developers. And even if they are, using them for iterative algorithm development is time consuming. This webinar demonstrates how to streamline the process. Read More If you develop for field-programmable gate arrays (FPGAs), you’re likely familiar with the hours-long experience of …
Digital event | February 24, 2021 | 10:00 AM PST Synopsys is the world's leading provider of solutions for designing and verifying advanced semiconductor products. Accelerating Semiconductor Design & Verification on Azure Cloud presents a unique opportunity to accelerate the design and verification process of silicon chips using cloud computing. Learn how to bring your …
Time: 11:00 AM – 12:00 PM (PT) Abstract: Riviera-PRO™ Advanced Verification Platform addresses the verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. Riviera-PRO enables the ultimate testbench productivity, reusability, and automation by combining the high-performance simulation engine, advanced debugging capabilities at different levels of abstraction, and support for the latest Language and Verification …
February 25, 2021 1 AM EST / 6 AM GMT / 11:30 AM IST Venue: Online Traction motor design is a key component in the electric vehicle/hybrid electric vehicle (EV/HEV) development process. Designing a highly efficient and cost-effective traction motor is challenging. It is a true multiphysics problem, requiring precise attribute balancing across all the …
Overview Your designs are getting bigger and your embedded software is growing exponentially. Yet, your development schedules are shrinking, and you must complete your projects earlier. Consequently, new tools are needed to address these ever-growing challenges. Although widely used for early software development, FPGA-based prototyping has the reputation of being difficult to do. The Cadence® …
Managing the relationship between hardware and software during system design is challenging. Complexities in both the hardware domain and software domain mask configuration issues and unfortunately do not get caught — until it is too late. Join me and Vishal Moondhra, VP of Solutions, for our webinar tomorrow as we discuss: How you can improve …
Managing the relationship between hardware and software during system design is challenging. Complexities in both the hardware domain and software domain mask configuration issues and unfortunately do not get caught — until it is too late. The hardware register definition has dependencies for embedded software designers. As a result, the software team must wait for …
Join us: BLT is co-organizing this free, live online training event with Xilinx Customer Training and other Xilinx Authorized Training Providers. The two day event includes live instruction, optional labs, and a drawing for a grand prize. Course: Designing with the Versal ACAP: Architecture & Methodology In this virtual, special event, you will be introduced …
Overview: Join this webinar to learn how Visual Design Diff helps analog/mixed-signal designers using the Cadence Virtuoso platform to manage ECO’s & conduct design reviews more efficiently. VDD gives design and layout engineers the power to quickly compare two versions of a schematic or layout by graphically highlighting the differences directly in the design editor. …
February 27, 2021 1 AM EST / 6 AM GMT / 11:30 AM IST Venue: Online The potential hazard resulting from uncontained turbine engine rotor blade failure has always been the long-term concern of each aero engine manufacturer, and to fully contain the failed blades under critical operating conditions is also one of the most …
Monday, March 1 Virtual Conference Accellera invites you to join us as we open DVCon U.S. with a day focused on standards development and technologies that you can apply immediately and those that will help to shape future activity. Accellera Day consists of a tutorial, five short workshops, and a UVM Birds of a Feather …
The Design and Verification Conference & Exhibition Welcome to the DVCon U.S. 2021 Virtual Conference! The Design and Verification Conference (DVCon) is the leading event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative™, DVCon brings chip architects, design …