ISS 2026 Industry Strategy Symposium
Join us at the Ritz-Carlton in Half Moon Bay, CA to get the latest insights on economic trends, market drivers, geopolitics, technology, and what these will mean for the near …
16 events found.
-
-
-
Webinar: Advances in ATPG: From Power and Timing Awareness to Intelligent Pattern Search with AI
OnlineDate: Jan 14, 2026 | 10:00 AM PST Featured Speakers: Srikanth Venkat Raman, Product Management Director, Synopsys Khader Abdel-Hafez, Scientist, Synopsys Theo Toulas, R&D Principal Engineer, Synopsys Bruce Xue, Staff Engineer, Synopsys As System-on-Chip (SoC) designs become increasingly complex, meeting test quality and cost goals requires advances in automatic test pattern generation (ATPG). Synopsys TestMAX™ ATPG is Synopsys’ state-of-the-art …
-
Webinar: 5 Expectations for the Manufacturing Market in 2026
This course will be held OnlineDiscover the 5 Critical Manufacturing Market Trends Reshaping Semiconductors in 2026 AI-driven investments, sustainability, and advanced materials—what’s next for semiconductor manufacturing. The semiconductor manufacturing industry is undergoing a transformative period as AI-driven investments accelerate, sustainability pressures mount, and foundries navigate capacity expansion amid weak consumer demand. In this live TechInsights webinar, our manufacturing experts will …
Continue reading "Webinar: 5 Expectations for the Manufacturing Market in 2026"
-
Advanced Measurements Seminar – Calgary
Calgary, AB Calgary, Alberta, CanadaAbout this event Start the new year off right with fresh insights and sharp skills. Join Keysight experts in Calgary for an all-day Advanced Measurements Seminar and cocktail reception. This hands-on technical event features live demonstrations with the latest …
-
Webinar: Accelerate IC Layout Parasitic Analysis with ParagonX
OnlineWe are pleased to offer two webinar sessions for your convenience. Please choose the time that best fits your schedule: 10:00AM – 12:00PM CET (session #1 for EMEA/APAC) 10:00AM – 12:00PM PST (session #2 for NA) Featured Speakers: Kopal Kulshreshtha, Principal Product Specialist, Synopsys Rob Dohanyos, Principal Product Specialist, Synopsys Introducing ParagonX, a powerful tool for intelligent analysis, debugging, simulation, and visualization …
Continue reading "Webinar: Accelerate IC Layout Parasitic Analysis with ParagonX"
-
Webinar: ASU-Silvaco Device TCAD Workshop: From Fundamentals to Applications
ASU Tempe Campus ASU Tempe Campus, Old Main Building, 400 East Tyler Mall, Second Floor, Tempe, AZ, United StatesThis workshop is a fast-paced, one-day program led by Prof. Dragica Vasileska and Prof. Stephen M. Goodnick. Spend the morning grounding yourself in semiconductor physics and transport, then transition in …
Continue reading "Webinar: ASU-Silvaco Device TCAD Workshop: From Fundamentals to Applications"
-
SPIE Photonics West 2026
San Francisco, CA San Francisco, CA, United StatesShare your work, insights, and breakthroughs. The 2026 call for papers is open. SPIE Photonics West is the world’s largest optics and photonics technologies event. Present your research in biomedical …
-
IEEE Hybrid Bonding Symposium
SEMI HQ SEMI HQ, 673 S Milpitas Blvd., Milpitas, CA, United StatesJanuary 22-23, 2026, hosted by SEMI International, Silicon Valley, CA USA Note: HBS’26 is a hybrid event, with both in-person and virtual participation via WebEx. Download the Call for Presentations! Hybrid …
-
Optical Design Engineering User Conference
San Francisco, CA San Francisco, CA, United StatesAbout this event Stay connected with the latest optical design product innovations across CODE V, LightTools, RSoft, ImSym, and our optical scattering measurement solutions. Get tips and tricks on design …
Continue reading "Optical Design Engineering User Conference"
-
Webinar: Solving Timing closure challenges using Gencellicon (previously Excellicon)
OnlineTiming closure is one of the most challenging aspects of ASIC design. While traditionally seen as a backend process, its resolution begins at the architectural level and extends through the implementation stages. This webinar examines the key obstacles designers encounter and demonstrates how our timing closure solutions deliver comprehensive support throughout the entire design process. …
-
Webinar: Why AI-Assisted Security Verification For Chip Design is So Important
OnlineIn this webinar, we will explore the growing threat that AI-fueled cyberattacks pose to chip designs and how to add expert-level security verification to your design flow to minimize those risks. We will expose some of the details of the existential risk for electronic systems with real examples. We will then describe technology that easily …
Continue reading "Webinar: Why AI-Assisted Security Verification For Chip Design is So Important"
-
-
2026 IEEE International Solid-State Circuits Conference (ISSCC)
San Francisco Marriott Marquis San Francisco Marriott Marquis, 780 Mission Street, San Francisco, CA, United StatesAbout ISSCC The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working …
Continue reading "2026 IEEE International Solid-State Circuits Conference (ISSCC)"
-
Chiplet Summit 2026
Santa Clara Convention Center Santa Clara Convention Center, 5001 Great America Pkwy, Santa Clara, CA, United StatesAll the Solutions for Developing Chiplets 2025 Keynote Addresses from Industry Leaders: Alphawave Semi, Arm, Cadence Design Systems, Keysight, Open Compute Project, Synopsys, Teradyne 2025’s Main Topics Included: AI/ML Acceleration, …
-
Wafer-Level Packaging Symposium 2026
Hyatt Regency San Francisco Airport 1333 Bayshore Highway, Burlingame, CA, United StatesFormatting Advanced Packaging for the Next Generation The evolution of Advanced Package Technology is experiencing substantial changes as system designs directly drive package performance requirements—an unprecedented development in the industry. …
-
Semitracks Course: Defect-Based Testing
Munich, Germany Munich, GermanySemiconductor and integrated circuit developments continue to proceed at an incredible pace. For example, today's application-specific ICs and microprocessors can contain upwards of 100 million transistors. Traditional testing relies on …
-
SPIE Advanced Lithography + Patterning 2026
San Jose McEnery Convention Center San José McEnery Convention Center, 150 W San Carlos St, San Jose, CA, United StatesFrom materials to metrology: pushing the limits of lithography Share your research, challenges, and breakthroughs at this leading semiconductor conference in San Jose Submit your abstract and connect with leading …
Continue reading "SPIE Advanced Lithography + Patterning 2026"