Instance

Array
(
    [title] => Recent Forum Threads
    [title_url] => 
    [ignore_sticky] => 0
    [exclude_current] => 0
    [limit] => 10
    [sluglist] => ["jobs-dashboard"]
    [rw_opt] => Array
        (
            [widget_select] => 1
            [pageid_281769] => 1
            [pageid_281772] => 1
        )

    [display_widget_mobile] => 
    [rw_opt_exclude] => Array
        (
            [pageid_274493] => 1
            [cpt_podcast] => 1
            [cpta_podcast] => 1
            [category_16613] => 1
            [category_16631] => 1
            [taxonomy_series] => 1
            [pageid_354254] => 1
        )

    [node_id] => Array
        (
            [0] => 2
        )

)

Threads

DesignCon 2026

Name: DesignCon 2026
Start: 2026-02-24T00:00:00-08:00
End: 2026-02-26T23:59:59-08:00
Location: Santa Clara Convention Center

February 24 - February 26

The Must Attend Event for Chip, Board, and Systems Design Engineers

DesignCon is the premier high-speed communications and system design conference and exposition, offering industry-critical engineering education in the heart of electronics innovation — Silicon Valley.

The Conference – A Systematic Approach to Learning & Discovery

Attend the expertly curated 15-track conference created by engineers for engineers featuring technical paper sessions, tutorials, and industry panels covering all aspects of chip, board, and systems design.

» View Full Conference Agenda
» View All Speakers

REGISTER HERE

Share this post via:

Details

Start: February 24
End: February 26
Event Tags:board, chip, designcon, engineering, santa clara, silicon valley, system design
Website: https://www.designcon.com/en/home.html?elqacampaignid=17530&elqaid=30537&stc=wwiia420000

Venue

Santa Clara Convention Center
Santa Clara Convention Center, 5001 Great America Pkwy
Santa Clara, CA United States + Google Map

An AI-Native Architecture That Eliminates GPU Inefficiencies
The statement that the branch behavior of GPGPU applications is incorrect. GPGPUs do not allow each thread to follow a…

— Todd B. on March 5, 2026
A Detailed History of Samsung Semiconductor
Awesome! Very well researched and explained. I learned a lot!

— runawaymo on March 4, 2026
Perforce and Siemens Collaborate on 3DIC Design at the Chiplet Summit
An example of PLM2PLM Interation liking Hub-The-Spoke

— yanfeng on March 4, 2026
Memory Matters: Signals from the 2025 NVM Survey
What about putting memory on a separate chiplet? Is that tied to increasing bit capacity?

— Fred Chen on March 3, 2026
Advancing Automotive Memory: Development of an 8nm 128Mb Embedded STT-MRAM with Sub-ppm Reliability
Gotta note the fine print: read failure is ppm-level, not sub-ppm. This is also pointed out in the paper and…

— Fred Chen on March 2, 2026
Advancing Automotive Memory: Development of an 8nm 128Mb Embedded STT-MRAM with Sub-ppm Reliability
The key question is whether changing your SoC or MCU design to 8nm to include 128 Mb (or larger) eMRAM…

— Fred Chen on March 1, 2026
The Name Changes but the Vision Remains the Same – ESD Alliance Through the Years
Thanks for the additional history Dave, much appreciated. You are correct about the broad charter of EDAC. I remember participating…

— Mike Gianfagna on February 28, 2026
The Name Changes but the Vision Remains the Same – ESD Alliance Through the Years
Nice article. A few updates for accuracy sake: The organization was founded by Rick Carlson and Dave Millman as IDAC,…

— davemillman on February 27, 2026

Search Semiwiki

Recent Forum Threads

Recent Article Comments

Recent Podcast Episodes