Senior Engineer II – Post Silicon Validation
![Alphawave Semi](https://semiwiki.com/wp-content/uploads/job-manager-uploads/company_logo/2023/02/alphawave-semi-logo-150x22.png)
Website Alphawave Semi
Alphawave Semi enables tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.
What You’ll Do:
- Be part of the IP CR&D team to work with Post-Silicon Validation teams to qualify Alphawave High-speed IPs.
- You will be involved in the post-silicon validation of our in-house test chips.
- You will guide silicon bring-up and debug activities for internal Ips and support customer.
- You will work on IPs like UCIe, HBM and memory.
- You will be reporting to the Lead Post Silicon Engineer.
What You’ll Need:
- 5 to 8 years of experience in Post silicon validation
- Hand on experience in Develop validation/characterization test plans for Analog IPs
- Debug of diagnostics on multiple platforms using JTAG, Logic Analyzer, Oscilloscopes and similar equipment will be required.
- Hands-on experience in silicon bring-up and PVT characterization.
- Work on equipment like high-speed oscilloscopes, BERT, power analyzer, signal generators
- Work with several engineering teams like software, design teams for debug silicon issue
- Experience with assembly and C programming and python scripting
- Have hands-on experience of SOC architecture and silicon debug.
- Hands-on experience in validation of any one of High speed ip like DDR, LPDDR, SATA, MIPI-MPHY, MIPI-DPHY, CSI, USB2.0,USB3.0,PCI-e.
- Hands-on experience on PLL, ADC, DAC & DC Power supply Characterization
- Experience with Board schematic & Layout review
- Hand on SI/PI report analysis.
“Hybrid work environment”
As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:
- Great compensation package
- Competitive Compensation Package
- Restricted Stock Units (RSUs)
- Hybrid Working Model
- Provisions to pursue advanced education from Premium Institute and eLearning content providers.
- Medical Insurance and a cohort of Wellness Benefits
- Educational Assistance
- Advance Loan Assistance
- Office lunch & Snacks Facility
Will 50% of New High Performance Computing (HPC) Chip Designs be Multi-Die in 2025?