Podcast EP299: The Current and Future Capabilities of Static Verification at Synopsys with Rimpy Chugh
Dan is joined by Rimpy Chugh, a Principal Product Manager at Synopsys with 14 years of varied experience in EDA and functional verification. Prior to joining Synopsys, Rimpy held field applications and verification engineering positions at Mentor Graphics, Cadence and HCL Technologies.
Dan explores the expanding role of static verification with Rimpy. She describes significant improvements in static verification driven by increasing design complexity. These include scaling the technology to process much larger designs, the ability to efficiently analyze many more violations, and identify a larger class of bugs earlier in the design cycle (shift left). She describes the increasing usage of AI in tools such as Synopsys SpyGlass to identify coding practices and constraints that can cause issues during physical implementation.
She discusses how a CDC-aware synthesis flow can avoid over- and under-constrained designs. She explains how the issues associated with implementation design glitches, or IDC can result in either unreliable designs or designs with sub-optimal PPA. She describes the current and future work going on at Synopsys to avoid these issues early in the design flow with lower designer effort.
The views, thoughts, and opinions expressed in these podcasts belong solely to the speaker, and not to the speaker’s employer, organization, committee or any other group or individual.
Memory Innovation at the Edge: Power Efficiency Meets Green Manufacturing