Banner Electrical Verification The invisible bottleneck in IC design updated 1

Senior Hardware Verification Engineer H/F

Senior Hardware Verification Engineer H/F
by Admin on 10-28-2025 at 5:37 am

Website ArterisIP

Arteris enables engineering and design teams at the world’s most transformative brands to connect and integrate today’s system-on-chips (SoCs) that fuel modern innovation.

If you’ve held a smartphone, driven an electronic car, or powered up a smart TV, you’ve come in contact with what we do at Arteris. Here, the future is quite literally in your hands—and when it isn’t, chances are it is flying overhead in a drone, a satellite, or in the cloud at a datacenter!

As a Senior Staff hardware (Design) Verification Engineer at Arteris your role will be is to verify an IP and/or a highly configurable and complex system according to the verification process and in an autonomous manner.

Your main responsibilities will be to:

  • Analyze architecture specifications
  • Propose, estimate the cost, and implement a validation strategy for new features within a complete system using the UVM methodology
  • Extend the test suite and propose new configurations to validate new features
  • Update the testbench generation engine to support new features or the latest versions of VIPs, simulators, and compilation tools
  • Monitor regressions, debug tests, and automate reporting of various coverage metrics (code, functional)
  • Provide support and resolve internal and customer tickets (reported by AEs)
  • Improve the verification environment: flow, process, performance, etc.

Experiences & Qualifications Required :

  • 8 – 12 years or more experience in digital circuit design and verification.
    Verification workflow improvement
  • RTL test bench creation and debugging expertise, using UVM methodology.
  • Experience of integrating vendor-supplied VIPs for unit and system level verification.
  • Experience with Arm AMBA protocols
  • Solid knowledge of hardware programming (Verilog system) and software programming (python/java/scala/C++/Javascript type)
  • Master’s degree ou Doctorat in engineering or computer science
  • Fluent French & English.
  • Salary base depending qualification and experience between 55 à 75 KE / year
Apply for job

To view the job application please visit www.arteris.com.

Share this post via: