Lead Product Engineer
![Cadence](https://semiwiki.com/wp-content/uploads/job-manager-uploads/company_logo/2019/11/Cadence-Logo-150x78-150x150.png)
Website Cadence
We are looking for an RF/microwave design engineer with experience using Microwave Office software or other high-frequency electronic design automation (EDA) software tools who is interested in software development and validation.
Duties include:
- Work closely with research and development on new feature development.
- Developing automated testing infrastructure.
- Provide technical assistance and training on the use of the AWR Design Environment software products.
- Assist in the implementation of AWR software into the customers’ design methodologies.
- Support technical evaluations as well as benchmarks.
- Verify that software enhancements adequately address their target problems.
Position Requirements:
- MS in Electrical Engineering, Computer Engineering, or related field and 3+ years of relevant industry experience (preferred). New college grads are encouraged to apply!
- RF/MW circuit design course work or industry experience
- Experience with Python programming language.
- Excellent oral and written communication skills.
Preferred
- Proficiency in a Linux environment
- Experience with Cadence Virtuoso or Allegro would be highly desirable.
- Experience using version control software – Git
- Experience with automated software testing.
The annual salary range for California is $108,500 to $201,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
Will 50% of New High Performance Computing (HPC) Chip Designs be Multi-Die in 2025?