Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=99015
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030770
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
S
Well you can't build an entire semiconductor ecosystem in 5 years. Hopefully advanced packaging capabilities will be onshored over time...
Oct 21, 2025
Not an expert, but that is my understanding. The theroetical maximum throughput (0% downtime, single exposure/pattern) would be that...
Oct 21, 2025
How many HNA-EUV systems will they need per fab is my question? If we know the layout of the fab we could probably do the f=math here.
Oct 21, 2025
S
According to ASML on X:
Time to nerd out! Here are some key specs of our High NA EUV system:
Imaging resolution: 8 nanometers...
Oct 21, 2025
B
so is it:
185 x 24 (hr) x 30 (days) = 133K patternings per machine-month, (max.)?
Oct 21, 2025
How many HNA-EUV systems will they need per fab is my question? If we know the layout of the fab we could probably do the f=math here.
Oct 21, 2025
Intel is not wrong and 18A will be in HVM before TSMC N2 and Samsung 2nm. TSMC N2 will of course have critical mass with 99% of the...
Oct 21, 2025
it's still too early for Hi-NA to contribute HVM (High volume manufacture). In Q3 earning call on Wednesday, ASML CEO just said won't...
Oct 21, 2025
How is ASML going to meet this high demand with HN-NA EUV? ASML will ship a total 60-70 production level EXE:5200 systems in the next...
Oct 21, 2025
Intel CEO Lip-Bu Tan recently met with Abdullah Al-Swaha, Saudi Arabia’s Minister of Communications and Information Technology, to...
Oct 21, 2025
The US is not any good at creating industries which take a long time to even become operational and have slim margins. Same reason why...
Oct 21, 2025
WSJ published an interesting-looking article recently, How China Took Over the World’s Rare-Earths Industry, which google combined with...
Oct 21, 2025
How China Took Over the World’s Rare-Earths Industry
Oct 18, 2025 — Beijing provided financial support to the country's leading...
Oct 21, 2025
I've asked this question before - What makes knowledgeable users think that NVIDIA, AMD, Huawei or Cerebra's are NOT building...
Oct 21, 2025
Like.
Well you can't build an entire semiconductor ecosystem in 5 years. Hopefully advanced packaging capabilities will be onshored over time...
Xebec replied to the thread Intel FAB 52/62 are High-Na capable.Not an expert, but that is my understanding. The theroetical maximum throughput (0% downtime, single exposure/pattern) would be that...
Daniel Nenni replied to the thread Intel FAB 52/62 are High-Na capable.How many HNA-EUV systems will they need per fab is my question? If we know the layout of the fab we could probably do the f=math here.