Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=97196
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030770
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
Do not forget people! I saw some interview with one of the TSMC top people, who had returned back to academia in Taiwan after his...
Thursday at 11:32 PM
B
The "money" is clearly in the design.
All the companies doing the designing are the ones with the massive valuations.
The ones doing...
Thursday at 11:27 PM
I think 18A has a decent chance of success in part because the development and ramp are both conducted in the US, with a 1 hour timezone...
Thursday at 11:15 PM
I was looking over some of Intel's recent SPIE papers from within the past year. ASML/Zeiss can't measure the High-NA EUV system...
Thursday at 11:12 PM
It might not say "nm" any more but that's what most non-techie people *think* it means -- and as for Intel's "18A", don't get me...
Thursday at 11:11 PM
TSMC N6 and TSMC N5 came out at the same time (Q1 2020). TSMC considers N7, N7+ and N6 one node, that is how they report it. Same with...
Thursday at 11:08 PM
I should hope I was right, what I said was based on actual PDK and layouts, not TSMC (or any other) website... ;-)
Thursday at 11:05 PM
From Wikichip N3B is ouch too many layers and info on how many layers Intel uses EVU from what i know on Intel 4 the EUV use is pretty...
Thursday at 11:04 PM
N7 was all-DUV, N7P had some EUV layers but incompatible design rules so no IP porting. IIRC (we didn't use it) N6 was a shrunk N7 (with...
Thursday at 11:03 PM
I
It sounds like they were working together on project to better integrate Intel CPU with Nvidia servers.... all very good. but
It now...
Thursday at 10:46 PM
S
Intel followed that with 10nm is coming 🤣
Thursday at 8:22 PM
S
Intel is definitely doing the heavy HNA-EUV lifting. Maybe they can pull it off, I certainly hope so. I just think 14A is too early...
Thursday at 8:22 PM
S
Not really Intel will have their own discreet GPU/integrated GPU. If someone was smart enough no one would truest Nvidia as a partner...
Thursday at 8:22 PM
S
This is true, I heard it last week amongst the ecosystem. Samsung traditionally sells wafers on price but the prices I have seen have...
Thursday at 8:20 PM
S
Ludnick is proof you can be billionaire high-level US government official and still be incompetent. Ludnick and Peter Navarro (Trump's...
Thursday at 8:20 PM