Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=96855
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030770
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
B
I am sure he does!
I am assuming this is a valuation.
When do you think the public are going to be forced to pay for all applications...
Sep 29, 2025
S
I doubt they even tried seriously with Intel until now.
Sep 29, 2025
S
The belief in the "not foolish" rule is the cause of most man made major world disasters.
The higher one climbs in the bureaucracy, the...
Sep 29, 2025
S
I hope as well!!
Let INTEL do some hard R&D work on High-NA EUV to figure out some problems with High-NA HVM. And let INTEL guide ASML...
Sep 29, 2025
S
IIRC N7 DUV process used 4P4E while N7+/N6 used 1P1E. But it's a big misunderstanding to equalize the cost and yield of DUV 1P1E and EUV...
Sep 29, 2025
S
TSMC N6 and TSMC N5 came out at the same time (Q1 2020). TSMC considers N7, N7+ and N6 one node, that is how they report it. Same with...
Sep 29, 2025
F
This was/is? Intel's QC strategy - Qbit chips using CMOS technology. I'm not sure how active this project still is...
Sep 29, 2025
F
From my notes:
TSMC N7 is DUV, TSMC N7+ uses 4 EUV layers, TSMC N6 uses 5 EUV layers, TSMC N5 uses 14 EUV layers.
AMD and HiSilicon...
Sep 29, 2025
“This is the industrial revolution,” Jensen Huang told podcasters Bill Gurley and Brad Gerstner.
Just as Open AI CEO Sam Altman and...
Sep 29, 2025
F
The thinning of the dielectric between bit line and storage node contact results in rapidly growing parasitic capacitances and leakage...
Sep 29, 2025
F
The three companies have taken different paths, not just in EUV deployment. The shrink from 1a to 1b (14nm to 12nm) is larger than from...
Sep 29, 2025
F
IIRC N7 DUV process used 4P4E while N7+/N6 used 1P1E. But it's a big misunderstanding to equalize the cost and yield of DUV 1P1E and EUV...
Sep 29, 2025
F
There's some more on the differences among the N7 processes here: https://www.eettaiwan.com/20200115nt61-7nm-comparision/ although N6...
Sep 29, 2025
S
This article is stupid. There's no fear when TSMC invests in two fabs in China. China constantly threatens to invade Taiwan and annex...
Sep 29, 2025
F
TSMC N6 and TSMC N5 came out at the same time (Q1 2020). TSMC considers N7, N7+ and N6 one node, that is how they report it. Same with...
Sep 29, 2025
Like.
The belief in the "not foolish" rule is the cause of most man made major world disasters. The higher one climbs in the bureaucracy, the...
Daniel Nenni posted the thread Jensen Huang thinks OpenAI will be the first ‘multitrillion-dollar hyperscale company’ in SemiWiki Main Forum ( Ask the Experts! ).“This is the industrial revolution,” Jensen Huang told podcasters Bill Gurley and Brad Gerstner. Just as Open AI CEO Sam Altman and...