Semiwiki on LinkedIn Semiwiki on Facebook Semiwiki on Twitter Register / Log in 
Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/smic-n-3-confirmed-kirin-9030-analysis-reveals-how-close-smic-is-to-5nm.24183/page-2
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2030770
            [XFI] => 1060170
        )

    [wordpress] => /var/www/html
)

SMIC N+3 Confirmed: Kirin 9030 Analysis Reveals How Close SMIC Is to 5nm

LLL0955 said:
But M2 pitch only slightly reduce from 7nm node of 40nm to 38nm, not as intensive as M0 pitch scaled. Wonder why?
Click to expand...
Actually TSMC N7 to N5 M2 pitch shrink (40 nm to 35 nm) wasn't enough by itself to justify a node change. Gate pitch shrink was also significant for transistor density. You might say, SMIC lagged in gate pitch too much from N+2. Yet, the patterning for gate pitch won't change, so that is not the obstacle.
 
Last edited:
You must log in or register to reply here.
Back
Top