Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/semi-esd-alliance-2026-executive-outlook-explores-how-agentic-ai-will-change-chip-design-and-verification.25050/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2031070
            [XFI] => 1060170
        )

    [wordpress] => /var/www/html
)

SEMI ESD Alliance 2026 Executive Outlook Explores How Agentic AI Will Change Chip Design and Verification

AmandaK

Administrator
Staff member
  • Experts from Breker, ChipAgents, Moores LabAI, Silimate, Verific to survey early implementation successes of agentic AI tools and applications Executives to discuss collaboration between established EDA companies and agentic AI startups

MILPITAS, Calif — April 30, 2026 —The Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, today announced its annual Executive Outlook event for semiconductor EDA, agentic AI and IP company executives. This year’s panel will be held on Wednesday, June 10, at Cadence Design Systems’ headquarters in San Jose, Calif. beginning at 5:30 p.m. with networking and dinner, followed by a panel discussion at 6:30 p.m. Registration is open.

image_930.png.webp


The theme “How Will Agentic AI Change Chip Design and Verification?” will guide featured EDA and emerging agentic AI company executives and entrepreneurs as they discuss changes within chip design and verification as agentic AI tools become more mainstream. Moderated by Ed Sperling, Semiconductor Engineering’s Editor in Chief, panelists will distill the excitement surrounding the innovation in chip design and verification, collaboration between traditional EDA and agentic AI startups and broader implications for technological advancements.

Panelists:
  • Dave Kelf, CEO of Breker Verification Systems
  • Cindy Cui, VP of Global Customer Success at ChipAgents
  • Shelly Henry, CEO of Moores LabAI
  • Ann Wu, CEO at Silimate
  • Vince Wong, Head of AI Development at Verific Design Automation
Location:

Cadence Design Systems
2655 Seely Avenue
San Jose, CA 95134

Tickets for the event are free for SEMI/ESDA members and $40 per person for non-members. For more information, visit the event page.

About the Electronic System Design Alliance

The Electronic System Design (ESD) Alliance, a SEMI Technology Community, is the central voice to communicate and promote the value of the semiconductor design ecosystem as a vital component of the global electronics industry. As an international association of companies providing goods and services throughout the semiconductor design ecosystem, it is a forum to address technical, marketing, economic and legislative issues affecting the entire industry. For more information about the ESD Alliance, visit http://esd-alliance.org.

Follow the ESD Alliance
About SEMI

SEMI® is the global industry association connecting over 4,000 companies and 1.5 million professionals worldwide across the semiconductor and electronics design and manufacturing supply chain. We accelerate member collaboration on solutions to top industry challenges through Advocacy, Workforce Development, Sustainability, Supply Chain Management and other programs. Our SEMICON® expositions and events, technology communities, standards and market intelligence help advance our members’ business growth and innovations in design, devices, equipment, materials, services and software, enabling smarter, faster, more secure electronics. Visit www.semi.org, contact a regional office, and connect with SEMI on LinkedIn and X to learn more.

Link to Press Release
 
Back
Top